


GENERAL DESCRIPTION

The TERIDIAN 71M6523 is a highly integrated SOC with an MPU core, RTC, FLASH and LCD driver. TERIDIAN's patented Single Converter Technology® with a 22-bit delta-sigma ADC, four analog inputs, digital temperature compensation, precision voltage reference, battery voltage monitor, and 32-bit computation engine (CE) supports a wide range of metering applications with very few low-cost external components. A 32-kHz crystal time base for the entire system and internal battery backup support for RAM and RTC further reduce system cost. The IC supports poly-phase metering applications along with tamper-detection mechanisms.

Maximum design flexibility is provided by multiple UARTs, I²C™, µWire™, up to 18 DIO pins and in-system programmable FLASH memory, which can be updated with data or application code in operation.

A complete array of ICE and development tools, programming libraries and reference designs enable rapid development and certification of TOU, AMR and Prepay meters that comply with worldwide electricity metering standards.



FEATURES

- < 0.5% Wh accuracy over 1000:1 current range
- Exceeds IEC62053 / ANSI C12.20 standards
- Voltage reference < 40ppm/°C
- Supports up to 7 sensor inputs
- Low jitter Wh pulse test outputs (10 kHz maximum)
- Pulse count for pulse output
- Tamper detection:
 - Neutral current with CT
 - Magnetic tamper input
- Line-frequency count for RTC
- Digital temperature compensation
- Sag detection for phase A, B, & C
- Independent 32-bit compute engine
- Phase compensation ($\pm 7^\circ$)
- Battery backup for RTC and battery monitor
- Three battery modes w/ wake-up on push-button or timer:
 - Brownout mode (48 μ A)
 - LCD mode (5.7 μ A)
 - Sleep mode (2.9 μ A)
- Energy display on main power failure
- 22-bit delta-sigma ADC
- 8-bit MPU (80515), 1 clock cycle per instruction w/ integrated ICE for MPU debug
- RTC with temperature compensation
- Hardware watchdog timer, power fail monitor
- LCD driver (up to 152 pixels)
- Up to 18 general purpose I/O pins
- 32.768 kHz time base
- 32 KB FLASH with security
- Mask ROM option
- 2 KB MPU XRAM
- Two UARTs for IR and AMR
- Digital I/O pins compatible with 5-V inputs
- 68-pin QFN package (Lead Free)

Table of Contents

1	HARDWARE DESCRIPTION	8
1.1	Hardware Overview	8
1.2	Analog Front End (AFE)	8
1.2.1	Input Multiplexer.....	8
1.2.2	A/D Converter (ADC)	9
1.2.3	FIR Filter	9
1.2.4	Voltage References	9
1.2.5	Temperature Sensor	10
1.2.6	Battery Monitor.....	10
1.2.7	Functional Description	11
1.3	Digital Computation Engine (CE).....	11
1.3.1	Meter Equations.....	12
1.3.2	Real-Time Monitor	12
1.3.3	Pulse Generator.....	12
1.3.4	External Multiplexer Control.....	13
1.3.5	CE Functional Overview	13
1.4	80515 MPU Core	15
1.4.1	Memory Organization and Addressing	15
1.4.2	Special Function Registers (SFRs).....	17
1.4.3	Special Function Registers (Generic 80515 SFRs).....	17
1.4.4	Special Function Registers Specific to the 71M6523	21
1.4.5	Instruction Set.....	22
1.4.6	UARTs	22
1.4.7	Timers and Counters	25
1.4.8	WD Timer (Software Watchdog Timer).....	26
1.4.9	Interrupts.....	28
1.5	On-Chip Resources	35
1.5.1	Oscillator.....	35
1.5.2	PLL and Internal Clocks.....	35
1.5.3	Real-Time Clock (RTC)	35
1.5.4	Temperature Sensor.....	35
1.5.5	Physical Memory.....	36
1.5.6	Optical Interface.....	37
1.5.7	Digital I/O	38
1.5.8	LCD Drivers	40
1.5.9	Battery Monitor.....	40
1.5.10	EEPROM Interface	40
1.5.11	Hardware Watchdog Timer	43
1.5.12	Test Ports	43
2	FUNCTIONAL DESCRIPTION	44
2.1	Theory of Operation	44
2.2	System Timing Summary.....	45
2.3	Battery Modes.....	46
2.3.1	BROWNOUT Mode.....	47
2.3.2	LCD Mode.....	48
2.3.3	SLEEP Mode	48
2.4	Fault and Reset Behavior	53
2.5	Wake-Up Behavior.....	54

2.5.1	Wake on PB	54
2.5.2	Wake on Timer	54
2.6	Data Flow	55
2.7	CE/MPU Communication	55
3	APPLICATION INFORMATION	56
3.1	Connection to an External Multiplexer	56
3.2	Connection of Sensors to an External Multiplexer	56
3.3	Connection of the Sensor for Neutral Current	56
3.4	Temperature Compensation and Mains Frequency Stabilization for the RTC	56
3.5	Temperature Measurement	58
3.6	Temperature Compensation	58
3.7	Connecting 5V Devices	59
3.8	Connecting LCDs	59
3.9	Connecting I ² C EEPROMs	60
3.10	Connecting Three-Wire EEPROMs	61
3.11	UART0 (TX/RX)	61
3.12	Optical Interface	62
3.13	Connecting V1 and Reset Pins	63
3.14	Connecting the Emulator Port Pins	63
3.15	Crystal Oscillator	64
3.16	Flash Programming	64
3.17	MPU Firmware Library	64
3.18	Meter Calibration	64
4	FIRMWARE INTERFACE	66
4.1	I/O RAM MAP – In Numerical Order	66
4.2	I/O RAM DESCRIPTION – Alphabetical Order	67
4.3	CE Interface Description	75
4.3.1	CE Program	75
4.3.2	Formats	75
4.3.3	Constants	75
4.3.4	Environment	75
4.3.5	CE Calculations	76
4.3.6	CE STATUS	76
4.3.7	CE TRANSFER VARIABLES	77
5	ELECTRICAL SPECIFICATIONS	81
5.1	ABSOLUTE MAXIMUM RATINGS	81
5.2	RECOMMENDED EXTERNAL COMPONENTS	82
5.3	RECOMMENDED OPERATING CONDITIONS	82
5.4	PERFORMANCE SPECIFICATIONS	83
5.4.1	INPUT LOGIC LEVELS	83
5.4.2	OUTPUT LOGIC LEVELS	83
5.4.3	POWER-FAULT COMPARATOR	83
5.4.4	BATTERY MONITOR	83
5.4.5	SUPPLY CURRENT	84
5.4.6	V3P3D SWITCH	84
5.4.7	2.5V VOLTAGE REGULATOR	84
5.4.8	LOW POWER VOLTAGE REGULATOR	84
5.4.9	CRYSTAL OSCILLATOR	85
5.4.10	VREF, VBIAS	85

5.4.11	OPTICAL INTERFACE	85
5.4.12	TEMPERATURE SENSOR	86
5.4.13	ADC CONVERTER, V3P3A REFERENCED	86
5.4.14	LCD DRIVERS	87
5.5	TIMING SPECIFICATIONS	87
5.5.1	RAM AND FLASH MEMORY	87
5.5.2	FLASH MEMORY TIMING	87
5.5.3	EEPROM INTERFACE	87
5.5.4	RESET and V1	88
5.5.5	RTC	88
5.6	FOOTNOTES	88
5.7	TYPICAL PERFORMANCE DATA	88
5.8	PACKAGE OUTLINE (QFN 68)	92
5.9	PINOUT (QFN 68)	93
5.10	Recommended PCB Land Pattern for the QFN-68 Package	94
5.11	PIN DESCRIPTIONS	95
5.11.1	Power/Ground Pins	95
5.11.2	Analog Pins	95
5.11.3	Digital Pins	96
5.11.4	I/O Pin Equivalent Circuits:	98
6	ORDERING INFORMATION	99
7	Modification History	99

List of Figures

Figure 1:	IC Functional Block Diagram	7
Figure 2:	General Topology of a Chopped Amplifier	10
Figure 3:	AFE Block Diagram	11
Figure 4:	Samples from Multiplexer Cycle	13
Figure 5:	Samples from Multiplexer Cycle in Typical Application	14
Figure 6:	Accumulation Interval	14
Figure 7:	Interrupt Structure	34
Figure 8:	Optical Interface	38
Figure 9:	Connecting DIO to a LED Load	39
Figure 10:	3-Wire Interface. Write Command, HiZ=0.	42
Figure 11:	3-Wire Interface. Write Command, HiZ=1	42
Figure 12:	3-Wire Interface. Read Command	42
Figure 13:	3-Wire Interface. Write Command when CNT=0	42
Figure 14:	3-Wire Interface. Write Command when HiZ=1 and WFR=1.	42
Figure 15:	Functions defined by V1	43
Figure 16:	Voltage, Current, Momentary and Accumulated Energy	44
Figure 17:	Timing Relationship between ADC MUX, Compute Engine, and Serial Transfers	45
Figure 18:	RTM Output Format	46
Figure 19:	Operation Modes State Diagram	48
Figure 20:	Functional Blocks in BROWNOUT Mode (inactive blocks grayed out)	49
Figure 21:	Functional Blocks in LCD Mode (inactive blocks grayed out)	50
Figure 22:	Functional Blocks in SLEEP Mode (inactive blocks grayed out)	51
Figure 23:	Transition from BROWNOUT to MISSION Mode when System Power Returns	52
Figure 24:	Power-Up Timing with V3P3SYS and VBAT tied together	52
Figure 25:	Power-Up Timing with VBAT only	53
Figure 26:	Wake Up Timing	54
Figure 27:	MPU/CE Data Flow	55

Figure 28: MPU/CE Communication.....	55
Figure 29: Connecting to External Multiplexer.....	56
Figure 30: Resistive Voltage Divider (Left), Current Transformer (Right).....	56
Figure 31: Crystal Frequency over Temperature.....	57
Figure 32: Crystal Compensation.....	58
Figure 33: Temperature Compensation.....	59
Figure 34: Connecting LCDs.....	59
Figure 35: I ² C™ EEPROM Connection.....	61
Figure 36: Three-Wire EEPROM Connection.....	61
Figure 37: Connections for the RX Pin.....	62
Figure 38: Connection for Optical Components.....	62
Figure 39: Voltage Divider for V1.....	63
Figure 40: External Components for RESET.....	63
Figure 41: External Components for the Emulator Interface.....	64
Figure 42: Three Element Wh Accuracy, 0.1A to 200A at 240V/50 Hz and Room Temperature.....	89
Figure 43: Element A Wh Accuracy, 0.2A to 200A at 240V/50Hz and Room Temperature.....	89
Figure 44: Element B Wh Accuracy, 0.2A to 200A at 240V/50Hz and Room Temperature.....	90
Figure 45: Element C Wh Accuracy, 0.2A to 200A at 240V/50Hz and Room Temperature.....	90
Figure 46: Typical Meter Accuracy over Temperature Relative to 25°C.....	91
Figure 47: Typical Compensated Meter Accuracy over Temperature Relative to 25°C.....	91
Figure 48: I/O Pin Equivalent Circuits.....	98

List of Tables

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles.....	9
Table 2: CE DRAM Locations for ADC Results.....	12
Table 3: Meter Equation.....	12
Table 4: Memory Map.....	15
Table 5: Internal Data Memory Map.....	16
Table 6: Special Function Registers Locations.....	17
Table 7: Special Function Registers Reset Values.....	18
Table 8: PSW Bit Functions.....	19
Table 9: Port Registers.....	20
Table 10: Stretch Memory Cycle Width.....	20
Table 11: 71M6523 Specific SFRs.....	21
Table 12: Baud Rate Generation.....	23
Table 13: UART Modes.....	23
Table 14: The <i>SOCON</i> (UART0) Register (SFR 0x98).....	24
Table 15: The <i>SICON</i> (UART1) register (SFR 0x9B).....	24
Table 16: <i>PCON</i> Register Bit Description (SFR 0x87).....	25
Table 17: Timers/Counters Mode Description.....	25
Table 18: Allowed Timer/Counter Mode Combinations.....	25
Table 19: <i>TMOD</i> Register Bit Description (SFR 0x89).....	26
Table 20: The <i>TCON</i> Register Bit Functions (SFR 0x88).....	26
Table 21: The <i>IEN0</i> Register.....	27
Table 22: The <i>IEN0</i> Bit Functions.....	27
Table 23: The <i>IEN1</i> Register.....	27
Table 24: The <i>IEN1</i> Bit Functions.....	27
Table 25: The <i>IPO</i> Register.....	28
Table 26: The <i>IPO</i> bit Functions.....	28
Table 27: The <i>WDTREL</i> Register.....	28
Table 28: The <i>WDTREL</i> Bit Functions.....	28
Table 29: The <i>IEN0</i> Bit Functions (SFR 0xA8).....	29

Table 30: The <i>IEN1</i> Bit Functions (SFR 0xB8).....	29
Table 31: The <i>IEN2</i> Bit Functions (SFR 0x9A).....	29
Table 32: <i>TCON</i> Bit Functions (SFR 0x88)	30
Table 33: The <i>T2CON</i> Bit Functions (SFR 0xC8).....	30
Table 34: The <i>IRCON</i> Bit Functions (SFR 0xC0)	30
Table 35: External MPU Interrupts.....	31
Table 36: Interrupt Enable and Flag Bits	32
Table 37: Interrupt Priority Level Groups	32
Table 38: Interrupt Priority Levels	33
Table 39: Interrupt Priority Registers (<i>IP0</i> and <i>IP1</i>)	33
Table 40: Interrupt Polling Sequence.....	33
Table 41: Interrupt Vectors.....	33
Table 53: Data/Direction Registers and Internal Resources for DIO Pin Groups.....	38
Table 54: <i>DIO_DIR</i> Control Bit	39
Table 55: Selectable Controls using the <i>DIO_DIR</i> Bits.....	40
Table 56: <i>EECTRL</i> Status Bits	41
Table 57: <i>EECTRL</i> bits for 3-wire interface.....	41
Table 58: <i>TMUX[4:0]</i> Selections	43
Table 59: Available Circuit Functions (“—” means “not active”).....	47
Table 60: Frequency over Temperature	57
Table 61: LCD and DIO Pin Assignment by <i>LCD_NUM</i>	60




Figure 1: IC Functional Block Diagram

1 HARDWARE DESCRIPTION

1.1 Hardware Overview

The TERIDIAN 71M6523 single-chip energy meter integrates all primary functional blocks required to implement a solid-state electricity meter. Included on chip are an analog front end (AFE), an independent digital computation engine (CE), an 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515), a voltage reference, a temperature sensor, LCD drivers, RAM, Flash memory, a real time clock (RTC), and a variety of I/O pins. Various current sensor technologies are supported including Current Transformers (CT).

In a typical application, voltage signals representing three line voltages and line currents from monitoring sensor circuits are connected to the input of an external triple 2:1 multiplexer. These signals are then grouped at the multiplexer output as either all signals representing phase voltage or as line current at the voltage inputs on pins ADC0_IN, ADC1_IN, ADC2_IN depending on the multiplexer selection state. Another voltage input on pin INEU can be used for signals representing neutral currents. The 32-bit compute engine (CE) of the 71M6523 sequentially then processes the samples from the voltage inputs and performs calculations to measure active energy (Wh) for metering. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.

In addition to advanced measurement functions, the real time clock function allows the 71M6523 to record time of use (TOU) metering information for multi-rate applications and to time-stamp tamper events. Measurements can be displayed on 3.3V LCD commonly used in low temperature environments. Flexible mapping of LCD display segments will facilitate integration of existing custom LCD. Design trade-offs between the number of LCD segments and DIO pins can be implemented in software to accommodate various requirements.

In addition to the temperature-trimmed ultra-precision voltage reference, the on-chip digital temperature compensation mechanism includes a temperature sensor and associated controls for correction of unwanted temperature effects on measurement and RTC accuracy, e.g. to meet the requirements of ANSI and IEC standards. Temperature dependent external components such as crystal oscillator, current transformers (CTs), and their corresponding signal conditioning circuits can be characterized and their correction factors can be programmed to produce electricity meters with exceptional accuracy over the industrial temperature range.

One of the two internal UARTs is adapted to support an Infrared LED with internal drive and sense configuration, and can also function as a standard UART. The optical output can be modulated at 38 kHz. This flexibility makes it possible to implement AMR meters with an IR interface. A block diagram of the IC is shown in Figure 1. A detailed description of various functional blocks follows.

1.2 Analog Front End (AFE)

The AFE of the 71M6523 is comprised of an input multiplexer, a delta-sigma A/D converter and a voltage reference.

1.2.1 Input Multiplexer

The input multiplexer supports up to four input signals that are applied to pins ADC0_IN, ADC1_IN, ADC2_IN and INEU of the device. Additionally, using the alternate mux selection, it has the ability to select temperature and the battery voltage.

The multiplexer can be operated in two modes:

- During a normal multiplexer cycle, the signals from the ADC0_IN, ADC1_IN, ADC2_IN and INEU pins are selected.
- During the alternate multiplexer cycle, the temperature signal (TEMP) and the battery monitor are selected, along with the signal sources shown in Table 1. To prevent unnecessary drainage on the battery, the battery monitor is enabled only with the *BME* bit (0x2020[6]) in the I/O RAM.

The alternate mux cycles are usually performed infrequently (every second or so) by the MPU. In order to prevent disruption of the voltage tracking PLL and voltage allpass networks, ADC1_IN is not replaced in the ALT selections. Table 1 details the regular and alternative MUX sequences. Missing samples due to an ALT multiplexer sequence are filled in by the CE.

	Regular MUX Sequence				ALT MUX Sequence			
	Mux State				Mux State			
<i>EQU</i>	0	1	2	3	0	1	2	3
5	ADC0_IN	ADC1_IN	ADC2_IN	INEU	TEMP	ADC1_IN	ADC2_IN	VBAT

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles

In a typical application, ADC0_IN, ADC1_IN, ADC2_IN are connected to the output of an external triple 2:1 multiplexer. The external multiplexer inputs are typically connected to three current transformers that sense the current on each phase of the line voltage (IA, IB, IC) and to voltage sensors that sense line voltage through resistor dividers (VA, VB, VC).

The multiplexer control circuit handles the setting of the multiplexer. The function of the multiplexer control circuit is governed by the I/O RAM registers *MUX_ALT*, *MUX_DIV* and *EQU*. *MUX_DIV* controls the number of samples per cycle. It should be set for 4 multiplexer states per cycle for the 6523. Multiplexer states above 4 are reserved and must not be used. The multiplexer always starts at the beginning of its list and proceeds until *MUX_DIV* states have been converted.

The *MUX_ALT* bit requests an alternative multiplexer frame. The bit may be asserted on any MPU cycle and may be subsequently de-asserted on any cycle including the next one. A rising edge on *MUX_ALT* will cause the multiplexer control circuit to wait until the next multiplexer cycle and implement a single alternate cycle.

The multiplexer control circuit also controls the FIR filter initiation and the chopping of the ADC reference voltage, VREF. The multiplexer control circuit, clocked by CK32, the 32768-Hz clock from the PLL block, launches each pass through the CE program.

1.2.2 A/D Converter (ADC)

A single delta-sigma A/D converter digitizes the voltage and current inputs to the 71M6523. The resolution of the ADC is programmable using the *FIR_LEN* register as shown in the I/O RAM section. ADC resolution can be selected to be 21 bits (*FIR_LEN*=0), or 22 bits (*FIR_LEN*=1). Conversion time is two cycles of CK32 with *FIR_LEN* = 0 and three cycles with *FIR_LEN* = 1.

In order to provide the maximum resolution, the ADC should be operated with *FIR_LEN* = 1. Accuracy and timing specifications in this data sheet are based on *FIR_LEN* = 1.

Initiation of each ADC conversion is controlled by *MUX_CTRL* as described previously. At the end of each ADC conversion, the FIR filter output data is stored into the CE DRAM location determined by the multiplexer selection.

1.2.3 FIR Filter

The finite impulse response filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR filter is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data is stored into the fixed CE DRAM location determined by the multiplexer selection. FIR data is stored LSB justified, but shifted left by nine bits.

1.2.4 Voltage References

The device includes an on-chip precision bandgap voltage reference that incorporates auto-zero techniques. The reference is trimmed to minimize errors caused by component mismatch and drift. The result is a voltage output with a predictable temperature coefficient.

The amplifier within the reference is chopper stabilized, i.e. the polarity can be switched by the MPU using the I/O RAM register *CHOP_E* (0x2002[5:4]). The two bits in the *CHOP_E* register enable the MPU to operate the chopper circuit in regular or inverted operation, or in “togglng” mode. When the chopper circuit is toggled in between multiplexer cycles, DC offsets on the measured signals will automatically be averaged out.

The general topology of a chopped amplifier is given in Figure 2.




Figure 2: General Topology of a Chopped Amplifier

It is assumed that an offset voltage V_{off} appears at the positive amplifier input. With all switches, as controlled by CROSS in the “A” position, the output voltage is:

$$V_{outp} - V_{outn} = G (V_{inp} + V_{off} - V_{inn}) = G (V_{inp} - V_{inn}) + G V_{off}$$

With all switches set to the “B” position by applying the inverted CROSS signal, the output voltage is:

$$V_{outn} - V_{outp} = G (V_{inn} - V_{inp} + V_{off}) = G (V_{inn} - V_{inp}) + G V_{off}, \text{ or}$$

$$V_{outp} - V_{outn} = G (V_{inp} - V_{inn}) - G V_{off}$$

Thus, when CROSS is toggled, e.g. after each multiplexer cycle, the offset will alternately appear on the output as positive and negative, which results in the offset effectively being eliminated, regardless of its polarity or magnitude.

When CROSS is high, the hookup of the amplifier input devices is reversed. This preserves the overall polarity of that amplifier gain, and it inverts its input offset. By alternately reversing the connection, the amplifier's offset is averaged to zero. This removes the most significant long-term drift mechanism in the voltage reference. The *CHOP_E* bits control the behavior of CROSS. The CROSS signal will reverse the amplifier connection in the voltage reference in order to negate the effects of its offset. On the first CK32 rising edge after the last mux state of its sequence, the mux will wait one additional CK32 cycle before beginning a new frame. At the beginning of this cycle, the value of CROSS will be updated according to the *CHOP_E* bits. The extra CK32 cycle allows time for the chopped VREF to settle. During this cycle, MUXSYNC is held high. The leading edge of muxsync initiates a pass through the CE program sequence. The beginning of the sequence is the serial readout of the 4 RTM words.

CHOP_E has 3 states: positive, reverse, and chop. In the ‘positive’ state, CROSS is held low. In the ‘reverse’ state, CROSS is held high. In the ‘chop’ state, CROSS is toggled near the end of each Mux Frame, as described above. It is desirable that CROSS take on alternate values at the beginning of each Mux cycle. For this reason, if the ‘chop’ state is selected, CROSS will not toggle at the end of the last Mux cycle in a SUM cycle.

The internal bias voltage VBIAS (typically 1.6 V) is used by the ADC when measuring the temperature and battery monitor signals.

1.2.5 Temperature Sensor

The 71M6523 includes an on-chip temperature sensor implemented as a bandgap reference. It is used to determine the die temperature. The MPU may request an alternate multiplexer cycle containing the temperature sensor output by asserting *MUX_ALT*.

The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see section titled “Temperature Compensation”).

1.2.6 Battery Monitor

The battery voltage is measured by the ADC during alternative multiplexer frames if the *BME* (Battery Measure Enable) bit in the I/O RAM is set. While *BME* is set, an on-chip 45kΩ load resistor is applied to the battery, and a scaled fraction of the battery voltage is applied to the ADC input. After each alternative MUX frame, the result of the ADC conversion is available at CE DRAM address 07. *BME* is ignored and assumed zero when system power is not available ($V_1 < 1.6 \text{ V (VBIAS)}$). See the Battery Monitor section of the Electrical Specifications for details regarding the ADC LSB size and the conversion accuracy.

1.2.7 Functional Description

The AFE functions as a data acquisition system, controlled by the MPU. The main signals (ADC0_IN, ADC1_IN, ADC2_IN, INEU) are sampled and the ADC counts obtained are stored in CE DRAM where they can be accessed by the CE and, if necessary, by the MPU. Alternate multiplexer cycles are initiated less frequently by the MPU to gather access to the slow temperature and battery signals.




Figure 3: AFE Block Diagram

1.3 Digital Computation Engine (CE)

The CE, a dedicated 32-bit signal processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- External multiplexer control.
- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time).
- Holds the values of the signals (i.e. IA & VA) for two samples to avoid the need for delay compensation.
- Pulse generation.
- Monitoring of the input signal frequency (for frequency and phase information).
- Monitoring of the input signal amplitude (for sag detection).
- Scaling of the processed samples based on calibration coefficients.

The CE program resides in flash memory. Common access to flash memory by CE and MPU is controlled by a memory share circuit. Each CE instruction word is two bytes long. Allocated flash space for the CE program cannot exceed 1024 words (2 KB). The CE program counter begins a pass through the CE code each time multiplexer state 0 begins. The code pass ends when a HALT instruction is executed. For proper operation, the code pass must be completed before the multiplexer cycle ends (see System Timing Summary in the Functional Description Section).

The CE program must begin on a 1-KB boundary of the flash address. The I/O RAM register *CE_LCTN[4:0]* defines which 1-KB boundary contains the CE code. Thus, the first CE instruction is located at $1024 * CE_LCTN[4:0]$.

The CE DRAM can be accessed by the FIR filter block, the RTM circuit, the CE, and the MPU. Assigned time slots are reserved for FIR, RTM, and MPU, respectively, to prevent bus contention for CE DRAM data access. Holding registers are used to convert 8-bit wide MPU data to/from 32-bit wide CE DRAM data, and wait states are inserted as needed, depending on the frequency of CKMPU.

The CE DRAM is 128 32-bit words. The MPU can read and write the CE DRAM as the primary means of data communication between the two processors.

Table 2 shows the CE DRAM addresses allocated to analog inputs from the AFE. The description assumes the application shown in Connection of an External Multiplexer section.

Address (hex)	Name	Description
00	ADC0_IN	Phase B current or Phase B voltage*
01	ADC1_IN	Phase A current or Phase A voltage*
02	ADC2_IN	Phase C current or Phase C voltage*
03	INEU	Neutral current
04	-	Not used
05	-	Not used
06	TEMP	Temperature
07	VBAT	Battery Voltage

Table 2: CE DRAM Locations for ADC Results

* Note: The signal is dependent on the state of MC to external multiplexer

The CE of the 71M6523 is aided by support hardware in order to facilitate implementation of equations, pulse counters, and accumulators. This support hardware is controlled through I/O RAM locations *EQU* (equation assist), *DIO_MC* (external multiplexer control), *DIO_PW* (pulse count assist), and *PRE_SAMPS* and *SUM_CYCLES* (accumulation assist). *PRE_SAMPS* and *SUM_CYCLES* support a dual level accumulation scheme where the first accumulator accumulates results from *PRE_SAMPS* samples and the second accumulator accumulates up to *SUM_CYCLES* of the first accumulator results. CE hardware issues the *XFER_BUSY* interrupt when the second accumulation is complete.

The integration time for each energy output is $PRE_SAMPS * SUM_CYCLES / 2520.6$ (with $MUX_DIV = 1$).

1.3.1 Meter Equations

Compute Engine (CE) firmware for industrial configurations implements the equation listed in Table 3. CE hardware supports the equation in Table 3. *EQU* specifies the equation to be used. With standard CE code, equation 5 is supported.

<i>EQU</i>	Description	Watt Formula		
		Element 0	Element 1	Element 2
5	3 element, 4W 3 ϕ with neutral current sense	VA IA	VB IB	VC IC

Table 3: Meter Equation.

1.3.2 Real-Time Monitor

The CE contains a Real-Time Monitor (RTM), which can be programmed through the UART to monitor four selectable CE DRAM locations at full sample rate. The four monitored locations are serially output to the TMUXOUT pin via the digital output multiplexer at the beginning of each CE code pass. The RTM can be enabled and disabled with *RTM_E*. The RTM output is clocked by CKTEST. Each RTM word is clocked out in 35 cycles and contains a leading flag bit. See the Functional Description section for the RTM output format. RTM is low when not in use.

1.3.3 Pulse Generator

The chip contains a pulse generator that creates low-jitter pulse at a rate set by either CE or MPU. The function is distinguished by *EXT_PULSE* (a CE input variable in CE DRAM):

- If *EXT_PULSE* = 1, *APULSEW*WRATE* controls the pulse rate (external pulse generation)
- If *EXT_PULSE* is 0, *APULSEW* is replaced with *WSUM_X* (internal pulse generation).

The I/O RAM bit *DIO_PW*, as described in the Digital I/O section, can be programmed to route WPULSE to the output pin DIO6. Pulses can also be output on OPT_TX (see *OPT_TXE[1:0]* for details).

The value of *PLS_INTERVAL* depends on the sample rate (nominal 2520 Hz) and the number of times the pulse generator is executed in the CE code. Changing these values would require redesign of all CE filters and/or modification of the CE pulse generator code. Since these numbers are fixed for the CE code supplied by TERIDIAN, the value of *PLS_INTERVAL* is also fixed, to a value of 75.

On-chip hardware provides a maximum pulse width feature: *PLS_MAXWIDTH*[7:0] selects a maximum negative pulse width to be 'Nmax' updates according to the formula: $N_{max} = (2 * PLS_MAXWIDTH + 1)$. If *PLS_MAXWIDTH* = 255, no width checking is performed.

Given that *PLS_INTERVAL* = 75, the maximum pulse width is determined by:

$$\text{Maximum Pulse Width} = (2 * PLS_MAXWIDTH + 1) * 75 * 4 * 203\text{ns} = 60.9\mu\text{s} + PLS_MAXWIDTH * 121.6\mu\text{s}$$

The CE pulse output polarity is programmable to be either positive or negative. Pulse polarity may be inverted with *PLS_INV*. When this bit is set, the pulses are active high, rather than the more usual active low.

1.3.4 External Multiplexer Control

The chip contains hardware to generate a signal at output pin MC (DIO7) to control the output selection for an external multiplexer. Code in the CE drives the hardware to control this signal. When MC is asserted low, signals representing line current (IA, IB, & IC) are routed to the 6523 ADCs. Signals representing line voltage (VA, VB, & VC) are routed to the ADC inputs when MC is asserted high. The I/O RAM bit *DIO_MC* as described in the Digital I/O section, must be programmed to enable this control signal at output pin MC (DIO7).

1.3.5 CE Functional Overview

The ADC processes one sample per channel per multiplexer cycle. Figure 4 shows the timing of the samples taken during one multiplexer cycle. Figure 5 shows the timing of samples in a typical application taken when using an external triple 2:1 multiplexer. In this application, CE code holds the values of the signals (i.e. IA & VA) for two multiplexer cycles to avoid the need for delay compensation. This yields an effective sample rate that is one half the sample rate used. For example, the effective sample rate is 1260 Hz if the sample rate is 2520.6 Hz.

The number of samples processed during one accumulation cycle is controlled by the I/O RAM registers *PRE_SAMPS* (0x2001[7:6]) and *SUM_CYCLES* (0x2001[5:0]). The integration time for each energy output is $PRE_SAMPS * SUM_CYCLES / 2520.6$, where 2520.6 is the sample rate [Hz].

For example, *PRE_SAMPS* = 00 (establishing a decimal value of 42) combined with *SUM_CYCLES* = 50 will establish 2100 samples per accumulation cycle. *PRE_SAMPS* = 11 (100) and *SUM_CYCLES* = 21 will result in the exact same accumulation cycle of 2100 samples or 833ms. After an accumulation cycle is completed, the XFER_BUSY interrupt signals to the MPU that accumulated data are available.




Figure 4: Samples from Multiplexer Cycle




Figure 5: Samples from Multiplexer Cycle in Typical Application

The end of each multiplexer cycle is signaled to the MPU by the CE_BUSY interrupt. At the end of each multiplexer cycle, status information, such as sag data and the digitized input signal, is available to the MPU.




Figure 6: Accumulation Interval

Figure 6 shows the accumulation interval resulting from $PRE_SAMPS = 00$ (decimal 42) and $SUM_CYCLES = 50$, consisting of 2100 samples of $397\mu s$ each, followed by the XFER_BUSY interrupt. The sampling in this example is applied to a 50-Hz signal.

There is no correlation between the line signal frequency and the choice of PRE_SAMPS or SUM_CYCLES (even though when $SUM_CYCLES = 00$, one set of SUM_CYCLES happens to sample a period of 16.6ms). Furthermore, sampling does not have to start when the line voltage crosses the zero line, and the length of the accumulation interval need not be an integer multiple of the signal cycles.

It is important to note that the length of the accumulation interval, as determined by N_{ACC} , the product of the decimal value established by SUM_CYCLES and PRE_SAMPS , is not an exact multiple of 1000ms. For example, if $SUM_CYCLES = 60$, and $PRE_SAMPS = 00$ (42), the resulting accumulation interval is:

$$\tau = \frac{N_{ACC}}{f_s} = \frac{60 \cdot 42}{\frac{32768 Hz}{13}} = \frac{2520}{2520.62 Hz} = 999.75 ms$$

This means that accurate time measurements should be based on the RTC, not the accumulation interval.

1.4 80515 MPU Core

The 71M6523 includes an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one clock cycle. Using a 5-MHz clock, it has a processing throughput of 5 MIPS. The 80515 architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally, a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single cycle. This leads to an 8x performance (in average) improvement (in terms of MIPS) over the Intel 8051 device running at the same clock frequency.

Actual processor clocking speed can be adjusted to the total processing demand of the application (metering calculations, AMR management, memory management, LCD driver management and I/O management) using the I/O RAM register *MPU_DIV[2:0]*.

Typical measurement and metering functions based on the results provided by the internal 32-bit compute engine (CE) are available for the MPU as part of TERIDIAN's standard library. A standard ANSI "C" 80515-application programming interface library is available to help reduce design cycle.

1.4.1 Memory Organization and Addressing

The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces.

Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas: Program memory (Flash), external data memory (XRAM), physically consisting of XRAM, CE DRAM, and I/O RAM, and internal data memory (Internal RAM). Table 4 shows the memory map.

Address (hex)	Memory Technology	Memory Type	Typical Usage	Wait States (at 5 MHz)	Memory Size (bytes)
0000-1FFF	Flash Memory	Non-volatile	MPU Program and non-volatile data	0	32 KB
on 1K boundary	Flash Memory	Non-volatile	CE program	0	2 KB
0000-07FF	Static RAM	Volatile	MPU data XRAM,	0	2 KB
1000-11FF	Static RAM	Volatile	CE data	6	512
2000-20FF	Static RAM	Volatile	Configuration RAM I/O RAM	0	256

Table 4: Memory Map

1.4.1.1 Program Memory

The 80515 can theoretically address up to 64 KB of program memory space from 0x0000 to 0xFFFF. Program memory is read when the MPU fetches instructions or performs a MOVX operation.

After reset, the MPU starts program execution from location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003.

1.4.1.2 MPU External Data Memory (XRAM)

Both internal and external data memory is physically located on the 71M6523 IC. The external memory referred to in this documentation is only external to the 80515 MPU core.

The 80515 writes into external data memory when the MPU executes a MOVX @Ri,A or MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX A,@DPTR instruction (SFR PDATA provides the upper 8 bytes for the MOVX A,@Ri instruction).

1.4.1.3 MOVX Addressing

There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type (MOVX A,@Ri), the contents of R0 or R1, in the current register bank, provide the eight lower-ordered bits of address. The eight high-ordered bits of address are specified with the PDATA SFR.

This method allows the user paged access (256 pages of 256 bytes each) to all ranges of the external data RAM.

In the second type of MOVX instruction (MOVX A,@DPTR), the data pointer generates a 16-bit address. This form is faster and more efficient when accessing very large data arrays (up to 64 KB), since no additional instructions are needed to set up the eight high ordered bits of address.

It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with direct access and two with paged access to the entire 64 KB of external memory range.

1.4.1.4 Dual Data Pointer

The Dual Data Pointer accelerates the block moves of data. The standard *DPTR* is a 16-bit register that is used to address external memory or peripherals. In the 80515 core, the standard data pointer is called *DPTR*, the second data pointer is called *DPTR1*. The data pointer select bit chooses the active pointer. The data pointer select bit is located at the LSB of the *DPS* register (*DPS.0*). *DPTR* is selected when *DPS.0* = 0 and *DPTR1* is selected when *DPS.0* = 1.

The user switches between pointers by toggling the LSB of the *DPS* register. The values in the data pointers are not affected by the LSB of the *DPS* register. All *DPTR* related instructions use the currently selected *DPTR* for any activity.



The second data pointer may not be supported by certain compilers.



DPTR1 is useful for copy routines, where it can make the inner loop of the routine two instructions faster, compared to the reloading of *DPTR* from registers. Any interrupt routine using *DPTR1* must save and restore *DPS*, *DPTR* and *DPTR1*, which increases stack usage and slows down interrupt latency.

An alternative data pointer is available in the form of the *PDATA* register (SFR 0xBF, sometimes referred to as *USR2*). It defines the high byte of a 16-bit address when reading or writing XDATA with the instruction MOVX A,@Ri or MOVX @Ri,A.

1.4.1.5 Internal Data Memory Map and Access

The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always 1 byte wide. Table 5: Internal Data Memory Map shows the internal data memory map.

The Special Function Registers (SFR) occupy the upper 128 bytes. The SFR area of internal data memory is available only by direct addressing. Indirect addressing of this area accesses the upper 128 bytes of Internal RAM. The lower 128 bytes contain working registers and bit-addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (*PSW*) select which bank is in use. The next 16 bytes form a block of bit addressable memory space at bit addresses 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing.

Address	Direct addressing	Indirect addressing
0xFF	Special Function Registers (SFRs)	RAM
0x80		
0x7F	Byte-addressable area	
0x30		
0x2F	Bit-addressable area	
0x20		
0x1F	Register banks R0...R7	
0x00		

Table 5: Internal Data Memory Map

1.4.2 Special Function Registers (SFRs)

A map of the Special Function Registers is shown in Table 6.

Only a few addresses are occupied, the others are not implemented. SFRs specific to the 651X are shown in **bold** print. Any read access to unimplemented addresses will return undefined data, while any write access will have no effect. SFR's specific to the 71M6523 are shown in **bold** print on a gray field. The registers at 0x80, 0x88, 0x90, etc., are bit-addressable, all others are byte-addressable.

Hex\Bin	Bit-addressable	Byte-addressable							Bin/Hex
	X000	X001	X010	X011	X100	X101	X110	X111	
F8	INTBITS								FF
F0	B								F7
E8	IFLAGS								EF
E0	A								E7
D8	WDCON								DF
D0	PSW								D7
C8	T2CON								CF
C0	IRCON								C7
B8	IEN1	IP1	S0RELH	S1RELH				PDATA	BF
B0			FLSHCTL					PGADR	B7
A8	IEN0	IP0	S0RELL						AF
A0	P2	DIR2	DIR0						A7
98	S0CON	S0BUF	IEN2	S1CON	S1BUF	S1RELL	EEDATA	EECTRL	9F
90	P1	DIR1	DPS		ERASE				97
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON		8F
80	P0	SP	DPL	DPH	DPL1	DPH1		PCON	87

Table 6: Special Function Registers Locations

1.4.3 Special Function Registers (Generic 80515 SFRs)

Table 7 shows the location, description and reset or power-up value of the generic 80515 SFRs. Additional descriptions of the registers can be found at the page numbers listed in the table.

Name	Address (Hex)	Reset value (Hex)	Description	Page
<i>P0</i>	0x80	0xFF	Port 0	19
<i>SP</i>	0x81	0x07	Stack Pointer	19
<i>DPL</i>	0x82	0x00	Data Pointer Low 0	19
<i>DPH</i>	0x83	0x00	Data Pointer High 0	19
<i>DPL1</i>	0x84	0x00	Data Pointer Low 1	19
<i>DPH1</i>	0x85	0x00	Data Pointer High 1	19
<i>WDTREL</i>	0x86	0x00	Watchdog Timer Reload register	28
<i>PCON</i>	0x87	0x00	UART Speed Control	25
<i>TCON</i>	0x88	0x00	Timer/Counter Control	26
<i>TMOD</i>	0x89	0x00	Timer Mode Control	26
<i>TL0</i>	0x8A	0x00	Timer 0, low byte	25
<i>TL1</i>	0x8B	0x00	Timer 1, high byte	25
<i>TH0</i>	0x8C	0x00	Timer 0, low byte	25
<i>TH1</i>	0x8D	0x00	Timer 1, high byte	25

Name	Address (Hex)	Reset value (Hex)	Description	Page
<i>CKCON</i>	0x8E	0x01	Clock Control (Stretch=1)	20
<i>P1</i>	0x90	0xFF	Port 1	20
<i>DPS</i>	0x92	0x00	Data Pointer select Register	16
<i>S0CON</i>	0x98	0x00	Serial Port 0, Control Register	24
<i>S0BUF</i>	0x99	0x00	Serial Port 0, Data Buffer	22
<i>IEN2</i>	0x9A	0x00	Interrupt Enable Register 2	29
<i>S1CON</i>	0x9B	0x00	Serial Port 1, Control Register	24
<i>S1BUF</i>	0x9C	0x00	Serial Port 1, Data Buffer	22
<i>SIRELL</i>	0x9D	0x00	Serial Port 1, Reload Register, low byte	23
<i>P2</i>	0xA0	0x00	Port 2	20
<i>IEN0</i>	0xA8	0x00	Interrupt Enable Register 0	29
<i>IP0</i>	0xA9	0x00	Interrupt Priority Register 0	33
<i>SORELL</i>	0xAA	0xD9	Serial Port 0, Reload Register, low byte	23
<i>IEN1</i>	0xB8	0x00	Interrupt Enable Register 1	29
<i>IP1</i>	0xB9	0x00	Interrupt Priority Register 1	33
<i>SORELH</i>	0xBA	0x03	Serial Port 0, Reload Register, high byte	23
<i>SIRELH</i>	0xBB	0x03	Serial Port 1, Reload Register, high byte	23
<i>PDATA</i>	0xBF	0x00	User 2 Port, high address byte for MOVX@Ri	15
<i>IRCON</i>	0xC0	0x00	Interrupt Request Control Register	30
<i>T2CON</i>	0xC8	0x00	Polarity for INT2 and INT3	30
<i>PSW</i>	0xD0	0x00	Program Status Word	18
<i>WDCON</i>	0xD8	0x00	Baud Rate Control Register (only WDCON.7 bit used)	23
<i>A</i>	0xE0	0x00	Accumulator	18
<i>B</i>	0xF0	0x00	B Register	18

Table 7: Special Function Registers Reset Values

1.4.3.1 Accumulator (ACC, A)

ACC is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics for accumulator-specific instructions refer to accumulator as “A”, not *ACC*.

1.4.3.2 B Register

The *B* register is used during multiply and divide instructions. It can also be used as a scratch-pad register to hold temporary data.

1.4.3.3 Program Status Word (PSW)

This register contains various flags and control bits for the selection of the register banks (see Table 8).


PSW Bit	Symbol	Function															
7	CV	Carry flag															
6	AC	Auxiliary Carry flag for BCD operations															
5	F0	General purpose Flag 0 available for user. <div> F0 is not to be confused with the F0 flag in the CE STATUS register.</div>															
4	RS1	Register bank select control bits. The contents of RS1 and RS0 select the working register bank: <table><tr><th>RS1/RS0</th><th>Bank selected</th><th>Location</th></tr><tr><td>00</td><td>Bank 0</td><td>(0x00 – 0x07)</td></tr><tr><td>01</td><td>Bank 1</td><td>(0x08 – 0x0F)</td></tr><tr><td>10</td><td>Bank 2</td><td>(0x10 – 0x17)</td></tr><tr><td>11</td><td>Bank 3</td><td>(0x18 – 0x1F)</td></tr></table>	RS1/RS0	Bank selected	Location	00	Bank 0	(0x00 – 0x07)	01	Bank 1	(0x08 – 0x0F)	10	Bank 2	(0x10 – 0x17)	11	Bank 3	(0x18 – 0x1F)
RS1/RS0	Bank selected	Location															
00	Bank 0	(0x00 – 0x07)															
01	Bank 1	(0x08 – 0x0F)															
10	Bank 2	(0x10 – 0x17)															
11	Bank 3	(0x18 – 0x1F)															
3	RS0																
2	OV	Overflow flag															
1	-	User-defined flag															
0	P	Parity flag, affected by hardware to indicate odd / even number of “one” bits in the Accumulator, i.e. even parity.															

Table 8: PSW Bit Functions

1.4.3.4 Stack Pointer (SP)

The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before PUSH and CALL instructions, causing the stack to begin at location 0x08.

1.4.3.5 Data Pointer

The data pointer (*DPTR*) is 2 bytes wide. The lower part is DPL, and the highest is DPH. It can be loaded as two registers (e.g. MOV DPL,#data8). It is generally used to access external code or data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively).

1.4.3.6 Program Counter

The program counter (PC) is 2 bytes wide initialized to 0x0000 after reset. This register is incremented when fetching operation code or when operating on data from program memory.

1.4.3.7 Port Registers

The I/O ports are controlled by Special Function Registers *P0*, *P1*, and *P2*. The contents of the SFR can be observed on corresponding pins on the chip. Writing a ‘1’ to any of the ports causes the corresponding pin to be at high level (V3P3), and writing a ‘0’ causes the corresponding pin to be held at low level (GND). The data direction registers *DIR0*, *DIR1*, and *DIR2* define individual pins as input or output pins (see section Digital I/O for details).

Register	SFR Address	R/W	Description
<i>P0</i>	0x80	R/W	Register for port 0 read and write operations (pins DIO4...DIO7)
<i>DIR0</i>	0xA2	R/W	Data direction register for port 0. Setting a bit to 1 means that the corresponding pin is an output.
<i>P1</i>	0x90	R/W	Register for port 1 read and write operations (pins DIO8...DIO11, DIO14-DIO15)
<i>DIR1</i>	0x91	R/W	Data direction register for port 1.
<i>P2</i>	0xA0	R/W	Register for port 2 read and write operations (pins DIO16...DIO17, DIO19...DIO21)
<i>DIR2</i>	0xA1	R/W	Data direction register for port 2.

Table 9: Port Registers



All DIO ports on the chip are bi-directional. Each of them consists of a Latch (SFR '*P0*' to '*P2*'), an output driver, and an input buffer, therefore the MPU can output or read data through any of these ports. Even if a DIO pin is configured as an output, the state of the pin can still be read by the MPU, for example when counting pulses issued via DIO pins that are under CE control.

The technique of reading the status of or generating interrupts based on DIO pins configured as outputs, can be used to implement pulse counting.

1.4.3.8 Clock Stretching (*CKCON*)

The three low order bits of the *CKCON* register define the stretch memory cycles that could be used for MOVX instructions that access slow external peripherals. Since there is no external data bus, this register has no practical value for the 71M6523. The default setting of *CKCON* is 001. Table 10 shows how the signals of the External Memory Interface change when stretch values are set from 0 to 7. The widths of the signals are counted in MPU clock cycles. The post-reset state of the *CKCON* register (001), which is in bold in the table, performs the MOVX instructions with a stretch value equal to 1. The *CKCON* register should be set to 001.

Table 10: Stretch Memory Cycle Width


CKCON[2:0]	Stretch Value	Read signal width		Write signal width	
		memaddr	memrd	memaddr	memwr
000	0	1	1	2	1
001	1	2	2	3	1
010	2	3	3	4	2
011	3	4	4	5	3
100	4	5	5	6	4
101	5	6	6	7	5
110	6	7	7	8	6
111	7	8	8	9	7

1.4.4 Special Function Registers Specific to the 71M6523

Table 11 shows the location and description of the 71M6523-specific SFRs.

Table 11: 71M6523 Specific SFRs

Register (Alternate Name)	SFR Address	Bit Field Name	R/W	Description
<i>EEDATA</i>	0x9E		R/W	I ² C EEPROM interface data register.
<i>EECTRL</i>	0x9F		R/W	I ² C EEPROM interface control register. See Section EEPROM Interface for a description of the command and status bits available for <i>EECTRL</i> .
<i>ERASE</i> (<i>FLSH_ERASE</i>)	0x94		W	This register is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. See the RAM AND FLASH MEMORY section for details.
<i>PGADDR</i> (<i>FLSH_PGADR</i>)	0xB7		R/W	Flash Page Erase Address register. Contains the flash memory page address (page 0 through page 127) that will be erased during the Page Erase cycle (default = 0x00). Must be re-written for each new Page Erase cycle.
<i>FLSHCRL</i>	0xB2[0]	<i>FLSH_PWE</i>	R/W	Program Write Enable: 0: MOVX commands refer to XRAM Space, normal operation (default). 1: MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR.
	0xB2[1]	<i>FLSH_MEEN</i>	W	Mass Erase Enable: 0: Mass Erase disabled (default). 1: Mass Erase enabled. Must be re-written for each new Mass Erase cycle.
	0xB2[6]	<i>SECURE</i>	R/W	Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.
	0xB2[7]	<i>PREBOOT</i>	R	Indicates that the preboot sequence is active.

Register (Alternate Name)	SFR Address	Bit Field Name	R/W	Description
<i>IFLAGS</i>	0xE8[0]	<i>IE_XFER</i>	R/W	This flag monitors the XFER_BUSY interrupt. It is set by hardware and must be cleared by the interrupt handler.
	0xE8[1]	<i>IE_RTC</i>	R/W	This flag monitors the RTC_1SEC interrupt. It is set by hardware and must be cleared by the interrupt handler.
	0xE8[2]	<i>FW_COLO</i>	R/W	This flag indicates that a flash write was attempted while the CE was busy.
	0xE8[3]	<i>FW_COLI</i>	R/W	This flag indicates that a flash write was in progress when the CE was attempting to begin a code pass.
	0xE8[4]	<i>IE_PB</i>	R/W	This flag indicates that the wake-up pushbutton was pressed.
	0xE8[5]	<i>IE_WAKE</i>	R/W	This flag indicates that the MPU was awakened by the autowake timer.
	0xE8[6]	<i>PLL_RISE</i>	R/W	PLL_RISE Interrupt Flag: Write 0 to clear the <i>PLL_RISE</i> interrupt flag.
	0xE8[7]	<i>PLL_FALL</i>	R/W	PLL_FALL Interrupt Flag: Write 0 to clear the <i>PLL_FALL</i> interrupt flag.
	0xE8[7:0]	<i>WD_RST</i>	W	The WDT is reset when 0xFF is written to <i>IFLAGS</i> .
<i>INTBITS</i> (INT0 ... INT6)	0xF8[6:0]	<i>INT6 ... INT0</i>	R	The MPU may read these bits to see the status of external interrupts INT0 up to INT6. These bits do not have any memory and are primarily intended for debug use.
	 Only byte operations on the entire <i>INTBITS</i> register should be used when writing. The byte must have all bits set except the bits that are to be cleared.			

1.4.5 Instruction Set

All instructions of the generic 8051 microcontroller are supported. A complete list of the instruction set and of the associated op-codes is contained in the 71M6523 Software User's Guide (SUG).

1.4.6 UARTs

The 71M6523 includes a UART (UART0) that can be programmed to communicate with a variety of AMR modules. A second UART (UART1) is connected to the optical port, as described in the Optical Interface section.

The UARTs are a dedicated 2-wire serial interface, which can communicate with an external host processor at up to 38,400 bits/s (with MPU clock = 1.2288 MHz). The operation of the RX and TX UART0 pins is as follows:

- UART0 RX: Serial input data are applied at this pin. Conforming to RS-232 standard, the bytes are input LSB first.
- UART0 TX: This pin is used to output the serial data. The bytes are output LSB first.

The 71M6523 has several UART-related registers for the control and buffering of serial data.

The serial buffers consist of sets of two separate registers (one set for each UART), a transmit buffer (*S0BUF*, *S1BUF*) and a receive buffer (*R0BUF*, *R1BUF*). Writing data to the transmit buffer starts the transmission by the associated UART. Received data are available by reading from the receive buffer. Both UARTs can simultaneously transmit and receive data.

WDCON[7] selects whether timer 1 or the internal baud rate generator is used. All UART transfers are programmable for parity enable, parity, 2 stop bits/1 stop bit and XON/XOFF options for variable communication baud rates from 300 to 38400 bps. Table 12 shows how the baud rates are calculated. Table 13 shows the selectable UART operation modes.

Table 12: Baud Rate Generation

	Using Timer 1 (<i>WDCON[7]</i> = 0)	Using Internal Baud Rate Generator (<i>WDCON[7]</i> = 1)
UART 0	$2^{SMOD} * f_{CKMPU} / (384 * (256 - TH1))$	$2^{SMOD} * f_{CKMPU} / (64 * (210 - SOREL))$
UART 1	N/A	$f_{CKMPU} / (32 * (210 - SIREL))$

Note: *SOREL* and *SIREL* are 10-bit values derived by combining bits from the respective timer reload registers. *SMOD* is the *SMOD* bit in the SFR *PCON*. *TH1* is the high byte of timer 1.

	UART 0	UART 1
Mode 0	N/A	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator)
Mode 1	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator or timer 1)	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator)
Mode 2	Start bit, 8 data bits, parity, stop bit, fixed baud rate 1/32 or 1/64 of f_{CKMPU}	N/A
Mode 3	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator or timer 1)	N/A

Table 13: UART Modes



Parity of serial data is available through the *P* flag of the accumulator. Seven-bit serial modes with parity, such as those used by the FLAG protocol, can be simulated by setting and reading bit 7 of 8-bit output data. Seven-bit serial modes without parity can be simulated by setting bit 7 to a constant 1. 8-bit serial modes with parity can be simulated by setting and reading the 9th bit, using the control bits *TB80* (*S0CON.3*) and *TB81* (*S1CON.3*) in the *S0CON* and *S1CON* SFRs for transmit and *RB81* (*S1CON.2*) for receive operations.

The feature of receiving 9 bits (Mode 3 for UART0, Mode 0 for UART1) can be used as handshake signals for inter-processor communication in multi-processor systems. In this case, the slave processors have bit *SM20* (*S0CON[5]*) for UART0, or *SM21* (*S1CON[5]*) for UART1, set to 1. When the master processor outputs the slave's address, it sets the 9th bit to 1, causing a serial port receive interrupt in all the slaves. The slave processors compare the received byte with their address. If there is a match, the addressed slave will clear *SM20* or *SM21* and receive the rest of the message. All other slaves will ignore the message. After addressing the slave, the host outputs the rest of the message with the 9th bit set to 0, so no additional serial port receive interrupts will be generated.

1.4.6.1 UART Control Registers

The functions of UART0 and UART1 depend on the setting of the Serial Port Control Registers *S0CON* and *S1CON* shown in Table 14 and Table 15, respectively and the *PCON* register shown in Table 16.

Table 14: The *SOCON* (UART0) Register (SFR 0x98)

Bit	Symbol	Function																				
<i>SOCON</i> [7]	<i>SM0</i>	The <i>SM0</i> and <i>SM1</i> bits set the UART0 mode: <table><tr><th>Mode</th><th>Description</th><th>SM0</th><th>SM1</th></tr><tr><td>0</td><td>N/A</td><td>0</td><td>0</td></tr><tr><td>1</td><td>8-bit UART</td><td>0</td><td>1</td></tr><tr><td>2</td><td>9-bit UART</td><td>1</td><td>0</td></tr><tr><td>3</td><td>9-bit UART</td><td>1</td><td>1</td></tr></table>	Mode	Description	SM0	SM1	0	N/A	0	0	1	8-bit UART	0	1	2	9-bit UART	1	0	3	9-bit UART	1	1
Mode	Description		SM0	SM1																		
0	N/A		0	0																		
1	8-bit UART		0	1																		
2	9-bit UART		1	0																		
3	9-bit UART	1	1																			
<i>SOCON</i> [6]	<i>SM1</i>																					
<i>SOCON</i> [5]	<i>SM20</i>	Enables the inter-processor communication feature.																				
<i>SOCON</i> [4]	<i>REN0</i>	If set, enables serial reception. Cleared by software to disable reception.																				
<i>SOCON</i> [3]	<i>TB80</i>	The 9th transmitted data bit in Modes 2 and 3. Set or cleared by the MPU, depending on the function it performs (parity check, multiprocessor communication etc.)																				
<i>SOCON</i> [2]	<i>RB80</i>	In Modes 2 and 3 it is the 9 th data bit received. In Mode 1, <i>SM20</i> is 0, <i>RB80</i> is the stop bit. In mode 0, this bit is not used. Must be cleared by software.																				
<i>SOCON</i> [1]	<i>TI0</i>	Transmit interrupt flag; set by hardware after completion of a serial transfer. Must be cleared by software.																				
<i>SOCON</i> [0]	<i>RI0</i>	Receive interrupt flag; set by hardware after completion of a serial reception. Must be cleared by software.																				

Table 15: The *SICON* (UART1) Register (SFR 0x9B)

Bit	Symbol	Function												
<i>SICON</i> [7]	<i>SM</i>	<div>Sets the baud rate and mode for UART1.<table><tr><th>SM</th><th>Mode</th><th>Description</th><th>Baud Rate</th></tr><tr><td>0</td><td>A</td><td>9-bit UART</td><td>variable</td></tr><tr><td>1</td><td>B</td><td>8-bit UART</td><td>variable</td></tr></table></div>	SM	Mode	Description	Baud Rate	0	A	9-bit UART	variable	1	B	8-bit UART	variable
SM	Mode	Description	Baud Rate											
0	A	9-bit UART	variable											
1	B	8-bit UART	variable											
<i>SICON</i> [5]	<i>SM21</i>	Enables the inter-processor communication feature.												
<i>SICON</i> [4]	<i>REN1</i>	If set, enables serial reception. Cleared by software to disable reception.												
<i>SICON</i> [3]	<i>TB81</i>	The 9 th transmitted data bit in Mode A. Set or cleared by the MPU, depending on the function it performs (parity check, multiprocessor communication etc.)												
<i>SICON</i> [2]	<i>RB81</i>	In Modes A and B, it is the 9 th data bit received. In Mode B, if <i>SM21</i> is 0, <i>RB81</i> is the stop bit. Must be cleared by software												
<i>SICON</i> [1]	<i>TI1</i>	Transmit interrupt flag, set by hardware after completion of a serial transfer. Must be cleared by software.												
<i>SICON</i> [0]	<i>RI1</i>	Receive interrupt flag, set by hardware after completion of a serial reception. Must be cleared by software.												

Table 16: PCON Register Bit Description (SFR 0x87)

Bit	Symbol	Function
PCON[7]	SMOD	The SMOD bit doubles the baud rate when set
PCON[6:0]	--	Not used.

1.4.7 Timers and Counters

The 80515 has two 16-bit timer/counter registers: Timer 0 and Timer 1. These registers can be configured for counter or timer operations.

In timer mode, the register is incremented every machine cycle meaning that it counts up after every 12 periods of the MPU clock signal. In counter mode, the register is incremented when the falling edge is observed at the corresponding input signal T0 or T1 (T0 and T1 are the timer gating inputs derived from certain DIO pins, see the Digital I/O chapter). Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle.

Four operating modes can be selected for Timer 0 and Timer 1, as shown in [Table 17](#) and [Table 18](#). The TMOD Register, shown in [Table 19](#), is used to select the appropriate mode. The timer/counter operation is controlled by the TCON Register, which is shown in

Table 20. Bits TR1 (TCON[6]) and TR0 (TCON[4]) in the TCON register start their associated timers when set.

Table 17: Timers/Counters Mode Description

M1	M0	Mode	Function
0	0	Mode 0	13-bit Counter/Timer mode with 5 lower bits in the TLO or TLI register and the remaining 8 bits in the TH0 or TH1 register (for Timer 0 and Timer 1, respectively). The 3 high order bits of TLO and TLI are held at zero.
0	1	Mode 1	16-bit Counter/Timer mode.
1	0	Mode 2	8-bit auto-reload Counter/Timer. The reload value is kept in TH0 or TH1, while TLO or TLI is incremented every machine cycle. When TL(x) overflows, a value from TH(x) is copied to TL(x) (where x is 0 for counter/timer 0 or 1 for counter/timer 1).
1	1	Mode 3	If Timer 1 M1 and M0 bits are set to 1, Timer 1 stops. If Timer 0 M1 and M0 bits are set to 1, Timer 0 acts as two independent 8-bit Timer/Counters.

✓ In Mode 3, TLO is affected by TR0 and gate control bits and sets the TFO flag on overflow, while TH0 is affected by the TR1 bit and the TFI flag is set on overflow. [Table 18](#) specifies the combinations of operation modes allowed for Timer 0 and Timer 1.

Table 18: Allowed Timer/Counter Mode Combinations

	Timer 1		
	Mode 0	Mode 1	Mode 2
Timer 0 - mode 0	YES	YES	YES
Timer 0 - mode 1	YES	YES	YES
Timer 0 - mode 2	Not allowed	Not allowed	YES

Table 19: *TMOD* Register Bit Description (SFR 0x89)

Bit	Symbol	Function
Timer/Counter 0:		
<i>TMOD</i> [7]	<i>Gate</i>	If set, enables external gate control (pin INT0). When INT0 is high and the <i>TR0</i> bit is set (see the <i>TCON</i> register), a counter is incremented every falling edge on T0 input pin.
<i>TMOD</i> [6]	<i>C/T</i>	Selects timer or counter operation. When set to 1, a counter operation is performed. When cleared to 0, the corresponding register will function as a timer.
<i>TMOD</i> [5:4]	<i>M1:M0</i>	Selects the mode for Timer/Counter 0 as shown in Table 17.
Timer/Counter 1		
<i>TMOD</i> [3]	<i>Gate</i>	If set, enables external gate control (pin INT1). When INT1 is high and the <i>TR1</i> bit is set (see the <i>TCON</i> register), a counter is incremented every falling edge on T1 input pin.
<i>TMOD</i> [2]	<i>C/T</i>	Selects timer or counter operation. When set to 1, a counter operation is performed. When cleared to 0, the corresponding register will function as a timer.
<i>TMOD</i> [1:0]	<i>M1:M0</i>	Selects the mode for Timer/Counter 1, as shown in Table 17.

Table 20: The *TCON* Register Bit Functions (SFR 0x88)

Bit	Symbol	Function
<i>TCON</i> [7]	<i>TF1</i>	The Timer 1 overflow flag is set by hardware when Timer 1 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed.
<i>TCON</i> [6]	<i>TR1</i>	Timer 1 run control bit. If cleared, Timer 1 stops.
<i>TCON</i> [5]	<i>TF0</i>	Timer 0 overflow flag set by hardware when Timer 0 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed.
<i>TCON</i> [4]	<i>TR0</i>	Timer 0 Run control bit. If cleared, Timer 0 stops.
<i>TCON</i> [3]	<i>IE1</i>	Interrupt 1 edge flag is set by hardware when the falling edge on external pin int1 is observed. Cleared when an interrupt is processed.
<i>TCON</i> [2]	<i>IT1</i>	Interrupt 1 type control bit. Selects either the falling edge or low level on input pin to cause an interrupt.
<i>TCON</i> [1]	<i>IE0</i>	Interrupt 0 edge flag is set by hardware when the falling edge on external pin int0 is observed. Cleared when an interrupt is processed.
<i>TCON</i> [0]	<i>IT0</i>	Interrupt 0 type control bit. Selects either the falling edge or low level on input pin to cause interrupt.

1.4.8 WD Timer (Software Watchdog Timer)

The software watchdog timer is a 16-bit counter that is incremented once every 24 or 384 clock cycles. After a reset, the watchdog timer is disabled and all registers are set to zero. The watchdog consists of a 16-bit counter (WDT), a reload register (*WDTREL*), prescalers (by 2 and by 16), and control logic. Once the watchdog is started, it cannot be stopped unless the internal reset signal becomes active.



Note: It is recommended to use the hardware watchdog timer instead of the software watchdog timer.

WD Timer Start Procedure: The WDT is started by setting the *SWDT* flag. When the *WDT* register enters the state 0x7CFF, an asynchronous WDTS signal will become active. The signal WDTS sets bit 6 in the

IPO register and requests a reset state. *WDT* is cleared either by the reset signal or by changing the state of the WD timer.

Refreshing the WD Timer: The watchdog timer must be refreshed regularly to prevent the reset request signal from becoming active. This requirement imposes an obligation on the programmer to issue two instructions. The first instruction sets *WDT* and the second instruction sets *SWDT*. The maximum delay allowed between setting *WDT* and *SWDT* is 12 clock cycles. If this period has expired and *SWDT* has not been set, the WDT is automatically reset, otherwise the watchdog timer is reloaded with the content of the *WDTREL* register and the WDT is automatically reset. Since the WDT requires exact timing, firmware needs to be designed with special care in order to avoid unwanted WDT resets. **TERIDIAN strongly discourages the use of the software WDT.**

Special Function Registers for the WD Timer

Interrupt Enable 0 Register (*IEN0*):

MSB

LSB

<i>EAL</i>	<i>WDT</i>	<i>ET2</i>	<i>ES0</i>	<i>ET1</i>	<i>EX1</i>	<i>ET0</i>	<i>EX0</i>
------------	------------	------------	------------	------------	------------	------------	------------

Table 21: The *IEN0* Register

Bit	Symbol	Function
<i>IEN0.6</i>	<i>WDT</i>	Watchdog timer refresh flag. Set to initiate a refresh of the watchdog timer. Must be set directly before <i>SWDT</i> is set to prevent an unintentional refresh of the watchdog timer. WDT is reset by hardware 12 clock cycles after it has been set.

Table 22: The *IEN0* Bit Functions



The remaining bits in the *IEN0* register are not used for watchdog control.

Interrupt Enable 1 Register (*IEN1*):

MSB

LSB

<i>EXEN2</i>	<i>SWDT</i>	<i>EX6</i>	<i>EX5</i>	<i>EX4</i>	<i>EX3</i>	<i>EX2</i>	
--------------	-------------	------------	------------	------------	------------	------------	--

Table 23: The *IEN1* Register

Bit	Symbol	Function
<i>IEN1.6</i>	<i>SWDT</i>	Watchdog timer start/refresh flag. Set to activate/refresh the watchdog timer. When directly set after setting <i>WDT</i> , a watchdog timer refresh is performed. Bit <i>SWDT</i> is reset by the hardware 12 clock cycles after it has been set.

Table 24: The *IEN1* Bit Functions



The remaining bits in the *IEN1* register are not used for watchdog control

Interrupt Priority 0 Register (IP0):

MSB

LSB

--	WDTS	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0
----	------	-------	-------	-------	-------	-------	-------

Table 25: The IP0 Register

Bit	Symbol	Function
IP0.6	WDTS	Watchdog timer status flag. Set when the watchdog timer was started. Can be read by software.

Table 26: The IP0 bit Functions

The remaining bits in the IP0 register are not used for watchdog control

Watchdog Timer Reload Register (WDTREL):

MSB

LSB

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

Table 27: The WDTREL Register

Bit	Symbol	Function
WDTREL.7	7	Prescaler select bit. When set, the watchdog is clocked through an additional divide-by-16 prescaler
WDTREL.6 to WDTREL.0	6-0	Seven bit reload value for the high-byte of the watchdog timer. This value is loaded to the WDT when a refresh is triggered by a consecutive setting of bits WDT and SWDT.

Table 28: The WDTREL Bit Functions

The WDTREL register can be loaded and read at any time.

1.4.9 Interrupts

The 80515 provides 11 interrupt sources with four priority levels. Each source has its own request flag(s) located in a special function register (TCON, IRCON, and SCON). Each interrupt requested by the corresponding flag can be individually enabled or disabled by the enable bits in SFRs IEN0, IEN1, and IEN2. [Figure 7](#) shows the device interrupt structure.

1.4.9.1 Interrupt Overview

When an interrupt occurs, the MPU will vector to the predetermined address as shown in Table 41. Once interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from instruction, "RETI". When an RETI is performed, the processor will return to the instruction that would have been next when the interrupt occurred.

When an interrupt occurs, the MPU will vector to the predetermined address as shown in Table 41. Once interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from instruction, "RETI". When a RETI instruction is performed, the processor will return to the instruction that would have been next when the interrupt occurred.

When the interrupt condition occurs, the processor will also indicate this by setting a flag bit. This bit is set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per machine cycle, then samples are polled by the hardware. If the sample indicates a pending interrupt when the interrupt is enabled, then the interrupt request flag is set.

On the next instruction cycle, the interrupt will be acknowledged by hardware forcing an LCALL to the appropriate vector address, if the following conditions are met:

- No interrupt of equal or higher priority is already in progress.
- An instruction is currently being executed and is not completed.
- The instruction in progress is not RETI or any write access to the registers *IEN0*, *IEN1*, *IEN2*, *IP0* or *IP1*.

Special Function Registers for Interrupts

The following SFR registers control the interrupt functions:

- The interrupt enable registers: *IEN0*, *IEN1* and *IEN2* (see Table 29, Table 30 and Table 31).
- The Timer/Counter control registers, *TCON* and *T2CON* (see Table 32 and Table 33).
- The interrupt request register, *IRCON* (see Table 34).
- The interrupt priority registers: *IP0* and *IP1* (see Table 39).

Table 29: The *IEN0* Bit Functions (SFR 0xA8)

Bit	Symbol	Function
<i>IEN0</i> [7]	<i>EAL</i>	<i>EAL</i> = 0 disables all interrupts.
<i>IEN0</i> [6]	<i>WDT</i>	Not used for interrupt control.
<i>IEN0</i> [5]	-	Not Used.
<i>IEN0</i> [4]	<i>ES0</i>	<i>ES0</i> = 0 disables serial channel 0 interrupt.
<i>IEN0</i> [3]	<i>ET1</i>	<i>ET1</i> = 0 disables timer 1 overflow interrupt.
<i>IEN0</i> [2]	<i>EX1</i>	<i>EX1</i> = 0 disables external interrupt 1.
<i>IEN0</i> [1]	<i>ET0</i>	<i>ET0</i> = 0 disables timer 0 overflow interrupt.
<i>IEN0</i> [0]	<i>EX0</i>	<i>EX0</i> = 0 disables external interrupt 0.

Table 30: The *IEN1* Bit Functions (SFR 0xB8)

Bit	Symbol	Function
<i>IEN1</i> [7]	-	Not used.
<i>IEN1</i> [6]	-	Not used.
<i>IEN1</i> [5]	<i>EX6</i>	<i>EX6</i> = 0 disables external interrupt 6.
<i>IEN1</i> [4]	<i>EX5</i>	<i>EX5</i> = 0 disables external interrupt 5.
<i>IEN1</i> [3]	<i>EX4</i>	<i>EX4</i> = 0 disables external interrupt 4.
<i>IEN1</i> [2]	<i>EX3</i>	<i>EX3</i> = 0 disables external interrupt 3.
<i>IEN1</i> [1]	<i>EX2</i>	<i>EX2</i> = 0 disables external interrupt 2.
<i>IEN1</i> [0]	-	Not Used.

Table 31: The *IEN2* Bit Functions (SFR 0x9A)

Bit	Symbol	Function
<i>IEN2</i> [0]	<i>ES1</i>	<i>ES1</i> = 0 disables the serial channel 1 interrupt.

Table 32: TCON Bit Functions (SFR 0x88)

Bit	Symbol	Function
TCON[7]	TF1	Timer 1 overflow flag.
TCON[6]	TR1	Not used for interrupt control.
TCON[5]	TF0	Timer 0 overflow flag.
TCON[4]	TR0	Not used for interrupt control.
TCON[3]	IE1	External interrupt 1 flag.
TCON[2]	IT1	External interrupt 1 type control bit: 0 = interrupt on low level. 1 = interrupt on falling edge.
TCON[1]	IE0	External interrupt 0 flag
TCON[0]	IT0	External interrupt 0 type control bit: 0 = interrupt on low level. 1 = interrupt on falling edge.

Table 33: The T2CON Bit Functions (SFR 0xC8)

Bit	Symbol	Function
T2CON[7]	--	Not used.
T2CON[6]	I3FR	Polarity control for INT3: 0 = falling edge. 1 = rising edge.
T2CON[5]	I2FR	Polarity control for INT2: 0 = falling edge. 1 = rising edge.
T2CON[4:0]	--	Not used.

Table 34: The IRCON Bit Functions (SFR 0xC0)

Bit	Symbol	Function
IRCON[7]	-	Not used
IRCON[6]	-	Not used
IRCON[5]	IEX6	1 = External interrupt 6 occurred and has not been cleared.
IRCON[4]	IEX5	1 = External interrupt 5 occurred and has not been cleared.
IRCON[3]	IEX4	1 = External interrupt 4 occurred and has not been cleared.
IRCON[2]	IEX3	1 = External interrupt 3 occurred and has not been cleared.
IRCON[1]	IEX2	1 = External interrupt 2 occurred and has not been cleared.
IRCON[0]	-	Not used.



Only *TF0* and *TF1* (Timer 0 and Timer 1 overflow flag) will be automatically cleared by hardware when the service routine is called (Signals T0ACK and T1ACK – port ISR – active high when the service routine is called).

1.4.9.2 External Interrupts

External interrupts are the interrupts external to the 80515 MPU core, i.e. signals that originate in other parts of the 71M6523, for example the CE, DIO, RTC, or EEPROM interface.

The 71M6523 MPU allows seven external interrupts. These are connected as shown in [Table 35](#). The polarity of interrupts 2 and 3 is programmable in the MPU via the *I3FR* and *I2FR* bits in *T2CON*. Interrupts 2 and 3 should be programmed for falling sensitivity (*I3FR* = *I2FR* = 0). The generic 8051 MPU literature states that interrupts 4 through 6 are defined as rising-edge sensitive. Thus, the hardware signals attached to interrupts 5 and 6 are inverted to achieve the edge polarity shown in [Table 35](#).

Table 35: External MPU Interrupts

External Interrupt	Connection	Polarity	Flag Reset
0	Digital I/O High Priority	see Section 1.5.7	automatic
1	Digital I/O Low Priority	see Section 1.5.7	automatic
2	FWCOL0, FWCOL1,	falling	automatic
3	CE_BUSY	falling	automatic
4	PLL_OK (rising), PLL_OK (falling)	rising	automatic
5	EEPROM busy	falling	automatic
6	XFER_BUSY, RTC_1SEC or WD_NROVF	falling	manual

External interrupt 0 and 1 can be mapped to pins on the device using DIO resource maps. See Section Digital I/O for more information.

FWCOLx interrupts occur when the CE collides with a flash write attempt. See the flash write description in the Flash Programming section for more detail.

SFR enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit, which is set by the interrupt hardware, and reset by the MPU interrupt handler. XFER_BUSY, RTC_1SEC, WD_NROVF, FWCOL0, FWCOL1, PLLRISE and PLLFALL have their own enable and flag bits in addition to the interrupt 6, 4 and enable and flag bits (see [Table 36](#)).

IE0 through *IEX6* are cleared automatically when the hardware vectors to the interrupt handler. The other flags, *IE_XFER* through *IE_PB*, are cleared by writing a zero to them.



Since these bits are in an SFR bit addressable byte, common practice would be to clear them with a bit operation, but this must be avoided. The hardware implements bit operations as a byte wide read-modify-write hardware macro. If an interrupt occurs after the read, but before the write, its flag will be cleared unintentionally.

The proper way to clear the flag bits is to write a byte mask consisting of all ones except for a zero in the location of the bit to be cleared. The flag bits are configured in hardware to ignore ones written to them.

Table 36: Interrupt Enable and Flag Bits

Interrupt Enable		Interrupt Flag		Interrupt Description
Name	Location	Name	Location	
<i>EX0</i>	SFR A8[0]	<i>IE0</i>	SFR 88[1]	External interrupt 0
<i>EX1</i>	SFR A8[2]	<i>IE1</i>	SFR 88[3]	External interrupt 1
<i>EX2</i>	SFR B8[1]	<i>IEX2</i>	SFR C0[1]	External interrupt 2
<i>EX3</i>	SFR B8[2]	<i>IEX3</i>	SFR C0[2]	External interrupt 3
<i>EX4</i>	SFR B8[3]	<i>IEX4</i>	SFR C0[3]	External interrupt 4
<i>EX5</i>	SFR B8[4]	<i>IEX5</i>	SFR C0[4]	External interrupt 5
<i>EX6</i>	SFR B8[5]	<i>IEX6</i>	SFR C0[5]	External interrupt 6
<i>EX_XFER</i>	2002[0]	<i>IE_XFER</i>	SFR E8[0]	XFER_BUSY interrupt (INT 6)
<i>EX_RTC</i>	2002[1]	<i>IE_RTC</i>	SFR E8[1]	RTC_1SEC interrupt (INT 6)
<i>IEN_WD_NROVF</i>	20B0[0]	<i>WD_NROVF_FLAG</i>	20B1[0]	WDT near overflow (INT 6)
<i>EX_FWCOL</i>	2007[4]	<i>IE_FWCOL0</i>	SFR E8[3]	FWCOL0 interrupt (INT 2)
<i>EX_PLL</i>	2007[5]	<i>IE_FWCOL1</i>	SFR E8[2]	FWCOL1 interrupt (INT 2)
		<i>IE_PLLRISE</i>	SFR E8[6]	PLL_OK rise interrupt (INT 4)
		<i>IE_PLLFALL</i>	SFR E8[7]	PLL_OK fall interrupt (INT 4)
		<i>IE_WAKE</i>	SFR E8[5]	AUTOWAKE flag
		<i>IE_PB</i>	SFR E8[4]	PB flag

The *AUTOWAKE* and *PB* flag bits are shown in Table 36 because they behave similarly to interrupt flags, even though they are not actually related to an interrupt. These bits are set by hardware when the MPU wakes from a push button or wake timeout. The bits are reset by writing a zero. Note that the *PB* flag is set whenever the *PB* is pushed, even if the part is already awake.

1.4.9.3 Interrupt Priority Level Structure

All interrupt sources are combined in groups, as shown in Table 37.

Table 37: Interrupt Priority Level Groups

Group	Group Members		
0	External interrupt 0	Serial channel 1 interrupt	-
1	Timer 0 interrupt	-	External interrupt 2
2	External interrupt 1	-	External interrupt 3
3	Timer 1 interrupt	-	External interrupt 4
4	Serial channel 0 interrupt	-	External interrupt 5
5	-	-	External interrupt 6

Each group of interrupt sources can be programmed individually to one of four priority levels (as shown in Table 38) by setting or clearing one bit in the SFR interrupt priority register *IP0* and one in *IP1* (Table 39). If requests of the same priority level are received simultaneously, an internal polling sequence as shown in Table 40 determines which request is serviced first.



Changing interrupt priorities while interrupts are enabled can easily cause software defects. It is best to set the interrupt priority registers only once during initialization before interrupts are enabled.


Table 38: Interrupt Priority Levels

<i>IP1</i> [x]	<i>IP0</i> [x]	Priority Level
0	0	Level 0 (lowest)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest)

Table 39: Interrupt Priority Registers (*IP0* and *IP1*)

Register	Address	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
<i>IP0</i>	SFR 0xA9	--	--	<i>IP0</i> [5]	<i>IP0</i> [4]	<i>IP0</i> [3]	<i>IP0</i> [2]	<i>IP0</i> [1]	<i>IP0</i> [0]
<i>IP1</i>	SFR 0xB9	--	--	<i>IP1</i> [5]	<i>IP1</i> [4]	<i>IP1</i> [3]	<i>IP1</i> [2]	<i>IP1</i> [1]	<i>IP1</i> [0]

Table 40: Interrupt Polling Sequence

External interrupt 0		Polling sequence
Serial channel 1 interrupt		
Timer 0 interrupt		
External interrupt 2		
External interrupt 1		
External interrupt 3		
Timer 1 interrupt		
External interrupt 4		
Serial channel 0 interrupt		
External interrupt 5		
External interrupt 6		

1.4.9.4 Interrupt Sources and Vectors

Table 41 shows the interrupts with their associated flags and vector addresses.

Table 41: Interrupt Vectors

Interrupt Request Flag	Description	Interrupt Vector Address
<i>IE0</i>	External interrupt 0	0x0003
<i>TF0</i>	Timer 0 interrupt	0x000B
<i>IE1</i>	External interrupt 1	0x0013
<i>TF1</i>	Timer 1 interrupt	0x001B
<i>RI0/TI0</i>	Serial channel 0 interrupt	0x0023
<i>RI1/TI1</i>	Serial channel 1 interrupt	0x0083
<i>IEX2</i>	External interrupt 2	0x004B
<i>IEX3</i>	External interrupt 3	0x0053
<i>IEX4</i>	External interrupt 4	0x005B
<i>IEX5</i>	External interrupt 5	0x0063
<i>IEX6</i>	External interrupt 6	0x006B




Figure 7: Interrupt Structure

1.5 On-Chip Resources

1.5.1 Oscillator

The 71M6523 oscillator drives a standard 32.768-kHz watch crystal. These crystals are accurate and do not require a high-current oscillator circuit. The 71M6523 oscillator has been designed specifically to handle these crystals and is compatible with their high impedance and limited power handling capability.

1.5.2 PLL and Internal Clocks

Timing for the device is derived from the 32.768-kHz oscillator output. On-chip timing functions include the MPU master clock, a real time clock (RTC), and the delta-sigma sample clock. In addition, the MPU has two general counter/timers (see MPU section).

The ADC master clock, CKADC, is generated by an on-chip PLL. It multiplies the oscillator output frequency (CK32) by 150.

The CE clock frequency is always $CK32 * 150$, or 4.9152 MHz, where CK32 is the 32-kHz clock. The MPU clock frequency is determined by *MPU_DIV* and can be $4.9152 \text{ MHz} * 2^{-MPU_DIV}$ Hz where *MPU_DIV* varies from 0 to 7 (*MPU_DIV* is 0 on power-up). This makes the MPU clock scalable from 4.9152 MHz down to 38.4 kHz. The circuit also generates a 2x MPU clock for use by the emulator. This clock is not generated when *ECK_DIS* is asserted by the MPU.

The setting of *MPU_DIV* is maintained when the device transitions to BROWNOUT mode, but the time base in BROWNOUT mode is 28,672 Hz.

1.5.3 Real-Time Clock (RTC)

The RTC is driven directly by the crystal oscillator. It is powered by the net V2P5NV (battery-backed up supply). The RTC consists of a counter chain and output registers. The counter chain consists of seconds, minutes, hours, and day of week, day of month, month, and year. The RTC is capable of processing leap years. Each counter has its own output register. Whenever the MPU reads the seconds register, all other output registers are automatically updated. Since the RTC clock is not coherent to the MPU clock, the MPU must read the seconds register until two consecutive reads are the same (requires either 2 or 3 reads). At this point, all RTC output registers will have the correct time. Regardless of the MPU clock speed, RTC reads require 1 wait state.

RTC time is set by writing to the RTC registers in I/O RAM. Each byte written to RTC must be delayed at least 3 RTC cycles from any previous byte written to RTC. Hardware RTC write-protection requires that a write operation to address 0x201F occur before each RTC write. Writing to address 0x201F opens a hardware 'enable gate' that remains open until an RTC write operation occurs and then closes. It is not necessary to disable interrupts between the write to 0x201F and the RTC write because the 'enable gate' will remain open until the RTC write finally occurs.

Two time correction bits, *RTC_DEC_SEC* and *RTC_INC_SEC* are provided to adjust the RTC time. A pulse on one of these bits causes the time to be decremented or incremented by an additional second at the next update of the *RTC_SEC* register. Thus, if the crystal temperature coefficient is known, the MPU firmware can integrate temperature and correct the RTC time as necessary.

1.5.4 Temperature Sensor

The device includes an on-chip temperature sensor for determining the temperature of the bandgap reference. The MPU may request an alternate multiplexer frame containing the temperature sensor output by asserting *MUX_ALT*. The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see section 3.4).

1.5.5 Physical Memory

1.5.5.1 Program Memory (Flash Memory)

The 71M6523 includes 32 KB of on-chip flash memory. The flash memory primarily contains MPU and CE program code. It also contains images of the CE DRAM, MPU RAM, and I/O RAM. On power-up, before enabling the CE, the MPU copies these images to their respective locations.

Allocated flash space for the CE program cannot exceed 1024 words (2 KB). The CE program must begin on a 1-KB boundary of the flash address. The *CE_LCTN[4:0]* word defines which 1-KB boundary contains the CE code. Thus, the first CE instruction is located at $1024 * CE_LCTN[4:0]$. *CE_LCTN* must be defined before the CE is enabled.

The flash memory is segmented into 512 byte individually erasable pages.

The CE engine cannot access its program memory when flash write occurs. Thus, the flash write procedure is to begin a sequence of flash writes when *CE_BUSY* falls (*CE_BUSY* interrupt) and to make sure there is sufficient time to complete the sequence before *CE_BUSY* rises again. The actual time for the flash write operation will depend on the exact number of cycles required by the CE program. Typically (CE program is 512 instructions, mux frame is 13 CK32 cycles), there will be 200µs of flash write time, enough for 4 bytes of flash write. If the CE code is shorter, there will be even more time.

Two interrupts warn of collisions between the 8051 firmware and the CE timing. If a flash write is attempted while the CE is busy, the flash write will not execute and the *FW_COL0* interrupt will be issued. If a flash write is still in progress when the CE would otherwise begin a code pass, the code pass is skipped, the write is completed, and the *FW_COL1* interrupt is issued.

The bit *FLASH66Z* (see I/O RAM table) defines the speed for accessing flash memory. To minimize supply current draw, this bit should be set to 1.

Flash erasure is initiated by writing a specific data pattern to specific SFR registers in the proper sequence. These special pattern/sequence requirements prevent inadvertent erasure of the flash memory.

The mass erase sequence is:

- 1) Write 1 to the *FLSH_MEEN* bit (SFR address 0xB2[1]).
- 2) Write pattern 0xAA to *FLSH_ERASE* (SFR address 0x94)



The mass erase cycle can only be initiated when the ICE port is enabled.

The page erase sequence is:

- 1) Write the page address to *FLSH_PGADR* (SFR address 0xB7[7:1])
- 2) Write pattern 0x55 to *FLSH_ERASE* (SFR address 0x94)

The MPU may write to the flash memory. This is one of the non-volatile storage options available to the user in addition to external EEPROM.

FLSH_PWE (flash program write enable) differentiates 80515 data store instructions (*MOVX@DPTR,A*) between Flash and XRAM writes.

Updating individual bytes in flash memory:

The original state of a flash byte is 0xFF (all ones). Once, a value other than 0xFF is written to a flash memory cell, overwriting with a different value usually requires that the cell is erased first. Since cells cannot be erased individually, the page has to be copied to RAM, followed by a page erase. After this, the page can be updated in RAM and then written back to the flash memory.

Program Security:

When enabled, the security feature limits the ICE to global flash erase operations only. All other ICE operations are blocked. This guarantees the security of the user's MPU and CE program code. Security is

enabled by MPU code that is executed in a 32 cycle preboot interval before the primary boot sequence begins. Once security is enabled, the only way to disable it is to perform a global erase of the flash, followed by a chip reset.

The first 32 cycles of the MPU boot code are called the preboot phase because during this phase the ICE is inhibited. A read-only status bit, *PREBOOT*, identifies these cycles to the MPU. Upon completion of preboot, the ICE can be enabled and is permitted to take control of the MPU.

SECURE, the security enable bit, is reset whenever the chip is reset. Hardware associated with the bit permits only ones to be written to it. Thus, preboot code may set *SECURE* to enable the security feature but may not reset it. Once *SECURE* is set, the preboot code is protected and no external read of program code is possible.

Specifically, when *SECURE* is set:

- The ICE is limited to bulk flash erase only.
- Page zero of flash memory, the preferred location for the user's preboot code, may not be page-erased by either MPU or ICE. Page zero may only be erased with global flash erase.
- Write operations to page zero, whether by MPU or ICE are inhibited.



The *SECURE* bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part via the ICE interface, if no mechanism for actively resetting the part between reset and erase operations is provided (see ICE Interface description).

1.5.5.2 RAM

MPU RAM: The 71M6523 includes 2k-bytes of static RAM memory on-chip (XRAM) plus 256-bytes of internal RAM in the MPU core. The 2K-bytes of static RAM are used for data storage during normal MPU operations.

CE DRAM: The CE DRAM is the working data memory of the CE (128 32-bit words). The MPU can read and write the CE DRAM as the primary means of data communication between the two processors.

1.5.6 Optical Interface

The device includes an interface to implement an IR/optical port. The pin OPT_Tx is designed to directly drive an external LED for transmitting data on an optical link. The pin OPT_RX is designed to sense the input from an external photo detector used as the receiver for the optical link. These two pins are connected to a dedicated UART port (UART1).

The OPT_TX and OPT_RX pins can be inverted with configuration bits *OPT_TXINV* and *OPT_RXINV*, respectively. Additionally, the OPT_TX output may be modulated at 38 kHz. Modulation is available when system power is present (i.e. not in BROWNOUT mode). The *OPT_TXMOD* bit enables modulation. Duty cycle is controlled by *OPT_FDC[1:0]*, which can select 50%, 25%, 12.5%, and 6.25% duty cycle. 6.25% duty cycle means OPT_TX is low for 6.25% of the period. Figure 8 illustrates the OPT_TX generator.

When not needed for the optical UART, the OPT_TX pin can alternatively be configured as DIO2 or WPULSE. The configuration bits are *OPT_TXE[1:0]*. Likewise, OPT_RX can alternately be configured as DIO_1. Its control is *OPT_RXDIS*.




Figure 8: Optical Interface

1.5.7 Digital I/O

The device includes up to 18 pins of general purpose digital I/O. These pins are compatible with 5V inputs. Some of them are dedicated DIO (DIO3), some are dual-function that can alternatively be used as LCD drivers (DIO4-11, 14-17, 19-21) and some share functions with the optical port (DIO1, DIO2). On reset or power-up, all DIO pins are inputs until they are configured for the desired direction under MPU control. The pins are configured by the DIO registers and by the five bits of the *LCD_NUM* register (located in I/O RAM). Once declared as DIO, each pin can be configured independently as an input or output with the *DIO_DIRn* bits. A 3-bit configuration word, *DIO_Rx*, can be used for certain pins, when configured as DIO, to individually assign an internal resource such as an interrupt or a timer control. Table 42 lists the direction registers and configurability associated with each group of DIO pins. Table 43 shows the configuration for a DIO pin through its associated bit in its *DIO_DIR* register.

Tables showing the relationship between *LCD_NUM* and the available segment/DIO pins can be found in the Applications section and in the I/O RAM Description under *LCD_NUM*[4:0].

DIO	PB	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Pin no.	65	60	3	5	39	40	41	42	43	44	45	46	--	--	21	22
Data Register	0	1	2	3	4	5	6	7	0	1	2	3	--	--	6	7
	<i>DIO0=P0</i> (SFR 0x80)								<i>DIO1=P1</i> (SFR 0x90)							
Direction Register	0	1	2	3	4	5	6	7	0	1	2	3	--	--	6	7
	<i>DIO_DIR0</i> (SFR 0xA2)								<i>DIO_DIR1</i> (SFR 0x91)							
Internal Resources Configurable	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	--	--	--	--

DIO	16	17	18	19	20	21	22	23
Pin no.	23	13	--	24	47	68	--	--
Data Register	0	1	--	3	4	5	--	--
	<i>DIO2=P2</i> (SFR 0xA0)							
Direction Register	0	1	--	3	4	5	--	--
	<i>DIO_DIR2</i> (SFR 0xA1)							
Internal Resources Configurable	N	N	--	N	N	N	--	--

Table 42: Data/Direction Registers and Internal Resources for DIO Pin Groups

	<i>DIO_DIR</i> [n]	
	0	1
DIO Pin n Function	Input	Output

Table 43: *DIO_DIR* Control Bit

Additionally, if DIO6 is declared an output, it can be configured as dedicated pulse output (WPULSE = DIO6) using *DIO_PW* register. In this case, DIO6 is under CE control. DIO4 and DIO5 can be configured to implement the EEPROM Interface.

DIO7 must be declared an output and configured to MC using the *DIO_MC* register to use an external multiplexer. This places DIO7 (MC) under CE Control (see External Multiplexer Control section).


The PB pin is a dedicated digital input. If the optical UART is not used, OPT_TX and OPT_RX can be configured as dedicated DIO pins (DIO1, DIO2, see Optical Interface section).

A 3-bit configuration word, I/O RAM register, *DIO_Rx* (0x2009[2:0] through 0x200E[6:4]) can be used for certain pins, when configured as DIO, to individually assign an internal resource such as an interrupt or a timer control (see Table 42 for DIO pins available for this option). This way, DIO pins can be tracked even if they are configured as outputs.



Tracking DIO pins configured as outputs is useful for pulse counting without external hardware.

When driving LEDs, relay coils etc. the DIO pins should sink the current into GNDD, not source it from V3P3D (See Figure 9).

**Figure 9: Connecting DIO to a LED Load**

The control resources selectable for the DIO pins are listed in Table 44. If more than one input is connected to the same resource, the resources are combined using a logical OR.

The PB pin is a dedicated digital input. In addition, if the optical UART is not used, OPT_TX and OPT_RX can be configured as dedicated DIO pins. Thus, in addition to the 16 general-purpose DIO pins (DIO4...DIO11, DIO14...DIO21), there are three additional pins that can be used for digital input and output.

<i>DIO_R</i> Value	Resource Selected for DIO Pin
0	NONE
1	Reserved
2	T0 (counter0 clock)
3	T1 (counter1 clock)
4	High priority I/O interrupt (INT0 rising)
5	Low priority I/O interrupt (INT1 rising)
6	High priority I/O interrupt (INT0 falling)
7	Low priority I/O interrupt (INT1 falling)

Table 44: Selectable Controls using the *DIO_DIR* Bits

1.5.8 LCD Drivers

The device in the 68-pin QFN package contains 20 dedicated LCD segment drivers in addition to the 18 multi-use pins described above. Thus, the device is capable of driving between 80 to 152 pixels of LCD display with 25% duty cycle (or 60 to 114 pixels with 33% duty cycle). At eight pixels per digit, this corresponds to 10 to 19 digits.

The LCD drivers are grouped into four commons and up to 38 segment drivers. The LCD interface is flexible and can drive either digit segments or enunciator symbols.

Segment drivers SEG18 and SEG19 can be configured to blink at either 0.5 Hz or 1 Hz. The blink rate is controlled by *LCD_Y*. There can be up to four pixels/segments connected to each of these drivers. *LCD_BLKMAP18[3:0]* and *LCD_BLKMAP19[3:0]* identify which pixels, if any, are to blink.



LCD interface memory is powered by the non-volatile supply. The bits of the LCD memory are preserved in LCD and SLEEP modes, even if their pin is not configured as SEG. In this case, they can be useful as general purpose non-volatile storage.

1.5.9 Battery Monitor

The battery voltage is measured by the ADC during alternative MUX frames if the *BME* (Battery Measure Enable) bit is set. While *BME* is set, an on-chip 45kΩ load resistor is applied to the battery and a scaled fraction of the battery voltage is applied to the ADC input. After each alternative MUX frame, the result of the ADC conversion is available at CE DRAM address 0x07. *BME* is ignored and assumed zero when system power is not available. See the Battery Monitor section of the Electrical Specification section for details regarding the ADC LSB size and the conversion accuracy.

1.5.10 EEPROM Interface

The 71M6523 provides hardware support for either type of EEPROM interface, a two-pin interface and a three-pin interface. The interfaces use the *EECTRL* and *EEDATA* registers for communication.

1.5.10.1 Two-Pin EEPROM Interface

The dedicated 2-pin serial interface communicates with external I²C™ EEPROM devices. The interface is multiplexed onto DIO4 (SCK) and DIO5 (SDA). See *DIO_EEX* bit in the I/O RAM table. The MPU communicates with the interface through two SFR registers: *EEDATA* and *EECTRL*. If the MPU wishes to write a byte of data to EEPROM, it places the data in *EEDATA* and then writes the 'Transmit' code to *EECTRL*. The write to *EECTRL* initiates the transmit operation which is finished when the *BUSY* bit falls. INT5 is also asserted when *BUSY* falls. The MPU can then check the *RX_ACK* bit to see if the EEPROM acknowledged the transmission.

A byte is read by writing the 'Receive' command to *EECTRL* and waiting for the *BUSY* bit to fall. Upon completion, the received data is in *EEDATA*. The serial transmit and receive clock is 78 kHz during each transmission, and then holds in a high state until the next transmission. The bits in *EECTRL* are shown in Table 45.

The EEPROM interface can also be operated by controlling the DIO4 and DIO5 pins directly ("bit-banging"). However, controlling DIO4 and DIO5 directly is discouraged, because it may tie up the MPU to the point where it may become too busy to process interrupts.

Status Bit	Name	Read/Write	Reset State	Polarity	Description	
7	ERROR	R	0	Positive	1 when an illegal command is received.	
6	BUSY	R	0	Positive	1 when serial data bus is busy.	
5	RX_ACK	R	1	Negative	0 indicates that the EEPROM sent an ACK bit.	
4	TX_ACK	R	1	Negative	0 indicates when an ACK bit has been sent to the EEPROM	
3-0	CMD[3:0]	W	0	Positive, see CMD Table	CMD	Operation
					0000	No-op. Applying the no-op command will stop the I ² C clock (SCK, DIO4). Failure to issue the no-op command will keep the SCK signal toggling.
					0001	Receive a byte from EEPROM and send ACK.
					0011	Transmit a byte to EEPROM.
					0101	Issue a ‘STOP’ sequence.
					0110	Receive the last byte from EEPROM, do not send ACK.
					1001	Issue a ‘START’ sequence.
Others	No Operation, set the ERROR bit.					

Table 45: *EECTRL* Status Bits

1.5.10.2 Three-Wire EEPROM Interface

A 500-kHz three-wire interface, using SDATA, SCK, and a DIO pin for CS is available. The interface is compatible with μ Wire™ and is selected with *DIO_EEX*=3. The same 2-wire *EECTRL* register is used, except the bits are reconfigured, as shown in Table 46. When *EECTRL* is written, up to 8 bits from *EEDATA* are either written to the EEPROM or read from the EEPROM, depending on the values of the *EECTRL* bits.

Control Bit	Name	Read/Write	Description
7	<i>WFR</i>	W	Wait for Ready. If this bit is set, the trailing edge of <i>BUSY</i> will be delayed until a rising edge is seen on the data line. This bit can be used during the last byte of a Write command to cause the INT5 interrupt to occur when the EEPROM has finished its internal write sequence. This bit is ignored if HiZ=0.
6	<i>BUSY</i>	R	Asserted while serial data bus is busy. When the <i>BUSY</i> bit falls, an INT5 interrupt occurs.
5	<i>HiZ</i>	W	Indicates that the SD signal is to be floated to high impedance immediately after the last SCK rising edge.
4	<i>RD</i>	W	Indicates that <i>EEDATA</i> is to be filled with data from EEPROM.
3-0	<i>CNT[3:0]</i>	W	Specifies the number of clocks to be issued. Allowed values are 0 through 8. If RD=1, CNT bits of data will be read MSB first, and right justified into the low order bits of <i>EEDATA</i> . If RD=0, CNT bits will be sent MSB first to EEPROM, shifted out of <i>EEDATA</i> 's MSB. If CNT is zero, SDATA will simply obey the HiZ bit.

Table 46: *EECTRL* bits for 3-wire Interface

The timing diagrams in Figure 10 through Figure 14 describe the 3-wire EEPROM interface behavior. All commands begin when the *EECTRL* register is written. Transactions start by first raising the DIO pin that is connected to CS. Multiple 8-bit or less commands such as those shown in Figure 10 through Figure 14

are then sent via *EECTRL* and *EEDATA*. When the transaction is finished, CS must be lowered. At the end of a Read transaction, the EEPROM will be driving SDATA, but will transition to HiZ (high impedance) when CS falls. The firmware should then immediately issue a write command with CNT=0 and HiZ=0 to take control of SDATA and force it to a low-Z state.




Figure 10: 3-Wire Interface. Write Command, HiZ=0.




Figure 11: 3-Wire Interface. Write Command, HiZ=1




Figure 12: 3-Wire Interface. Read Command.




Figure 13: 3-Wire Interface. Write Command when CNT=0




Figure 14: 3-Wire Interface. Write Command when HiZ=1 and WFR=1.




Figure 15: Functions defined by V1

1.5.11 Hardware Watchdog Timer

In addition to the basic watchdog timer (SWDT) included in the 80515 MPU, an independent, robust, fixed-duration, watchdog timer (WDT) is included in the device. It uses the RTC crystal oscillator as its timebase and requires a firmware reset at least every 1.5 seconds. When the WDT overflow occurs, the part is momentarily reset as if RESET were pulled high for half of a crystal oscillator cycle. Thus, 4100 cycles later, the MPU will be launched from address 00. The exception is that I/O RAM bits are reset as if WAKE=0 rather than RESET=1. See the I/O RAM description for a list of which bits are set by RESET and which by WAKE.

A status bit, *WD_OVF*, is set when WDT overflow occurs. This bit is powered by the non-volatile supply and can be read by the MPU when WAKE rises to determine if the part is initializing after a WD overflow event or after a power-up. After it is read, MPU firmware must clear *WD_OVF*. The *WD_OVF* bit is cleared by the RESET pin.

There is no internal digital state that deactivates the WDT. For debug purposes, however, the WDT can be disabled by tying the V1 pin to V3P3 (see Figure 39). Of course, this also deactivates V1 power fault detection. Since there is no way in firmware to disable the crystal oscillator or the WDT, it is guaranteed that whatever state the part might find itself in, upon watchdog overflow, the part will be reset to a known state. Asserting ICE_E will also deactivate the WDT, which will

also work in BROWNOUT mode.

In normal operation, the WDT is reset by periodically writing a one to the *WDT_RST* bit. The watchdog timer is also reset when WAKE=0.

1.5.12 Test Ports

TMUXOUT Pin: One out of 16 digital or 8 analog signals can be selected to be output on the TMUXOUT pin. The function of the multiplexer is controlled with the I/O RAM register *TMUX* (0x20AA[4:0]), as shown in Table 47.

<i>TMUX</i> [4:0]	Mode	Function	<i>TMUX</i> [4:0]	Mode	Function
0	Analog	DGND	0x16 – 0x17	--	Not used
1	Analog	Reserved	0x18	Digital	RXD (from Optical interface, w/ optional inversion)
2	Analog	DGND	0x19	Digital	MUX_SYNC
3-5	Analog	Reserved	0x1A	Digital	CK_10M
6	Analog	VBIAS	0x1B	Digital	CK_MPU
7	Analog	Not used	0x1C	--	Reserved
8-0x0F	--	Reserved	0x1D	Digital	RTCLK
0x10 – 0x13	--	Not used	0x1E	Digital	CE_BUSY
0x14	Digital	RTM (Real time output from CE)	0x1F	Digital	XFER_BUSY
0x15	Digital	WDTR_EN (Comparator 1 Output AND V1LT3)			

Table 47: *TMUX*[4:0] Selections

2 FUNCTIONAL DESCRIPTION

2.1 Theory of Operation

The energy delivered by a power source into a load can be expressed as:

$$E = \int_0^t V(t)I(t)dt$$

Assuming phase angles are constant, the following formulae apply:

- $P = \text{Real Energy [Wh]} = V * A * \cos \phi * t$
- $Q = \text{Reactive Energy [VARh]} = V * A * \sin \phi * t$
- $S = \text{Apparent Energy [VAh]} = \sqrt{P^2 + Q^2}$

For a practical meter, not only voltage and current amplitudes, but also phase angles and harmonic content may change constantly. Thus, simple RMS measurements are inherently inaccurate. A modern solid-state electricity meter IC such as the TERIDIAN 71M6523 functions by emulating the integral operation above, i.e. it processes current and voltage samples through an ADC at a constant frequency. As long as the ADC resolution is high enough and the sample frequency is beyond the harmonic range of interest, the current and voltage samples, multiplied with the time period of sampling will yield an accurate quantity for the momentary energy. Summing up the momentary energy quantities over time will result in accumulated energy.




Figure 16: Voltage, Current, Momentary and Accumulated Energy

Figure 16 shows the shapes of $V(t)$, $I(t)$, the momentary power and the accumulated power, resulting from 50 samples of the voltage and current signals over a period of 20ms. The application of 240VAC and 100A results in an accumulation of 480Ws (= 0.133Wh) over the 20ms period, as indicated by the Accumulated Power curve.

The described sampling method works reliably, even in the presence of dynamic phase shift and harmonic distortion.

2.2 System Timing Summary


Figure 17 summarizes the timing relationships between the input MUX states, the CE_BUSY signal, and the two serial output streams. For the 6523, $MUX_DIV=4$ and $FIR_LEN=1$ (384). The duration of each MUX frame is $1 + MUX_DIV * 2$ if $FIR_LEN=288$, and $1 + MUX_DIV * 3$ if $FIR_LEN=384$. An ADC conversion will always consume an integer number of CK32 clocks. Followed by the conversions is a single CK32 cycle where the bandgap voltage is allowed to recover from the change in CROSS.

Each CE program pass begins when ADC0 conversion begins. Depending on the length of the CE program, it may continue running until the end of the ADC3 conversion. CE opcodes are constructed to ensure that all CE code passes consume exactly the same number of cycles. The result of each ADC conversion is inserted into the CE DRAM when the conversion is complete. The CE code is written to tolerate sudden changes in ADC data. The exact CK count when each ADC value is loaded into DRAM is shown in Figure 17.

Additionally, Figure 17 shows that the signal that controls an external multiplexer changes, MC (DIO7), state at the beginning of state 'S'. This ensures the signals from the external multiplexer have settled before the ADC conversions start with the next CE program pass.

Figure 17 also shows that the serial RTM data stream begins transmitting at the beginning of state 'S.' RTM, consisting of 140 CK cycles, will always finish before the next code pass starts.

ADC, CE and SERIAL TIMING



NOTES:

1. ALL DIMENSIONS ARE 5MHZ CK COUNTS.
2. THE PRECISE FREQUENCY OF CK IS $150 \times \text{CRYSTAL FREQUENCY} = 4.9152\text{MHz}$.
3. XFER_BUSY OCCURS ONCE EVERY $(\text{PRESAMPS} \times \text{SUM_CYCLES})$ CODE PASSES.

Figure 17: Timing Relationship between ADC MUX, Compute Engine, and Serial Transfers




Figure 18: RTM Output Format

2.3 Battery Modes

Shortly after system power (V3P3SYS) is applied, the part will be in MISSION mode. MISSION mode means that the part is operating with system power and that the internal PLL is stable. This mode is the normal operation mode where the part is capable of measuring energy.

When system power is not available (i.e. when $V1 < 1.6\text{ V}$ (VBIAS)), the 71M6523 will be in one of three battery modes, i.e. BROWNOUT, LCD, or SLEEP mode. The MPU selects LCD mode and SLEEP mode with the *LCD_ONLY* and *SLEEP* bits.

Figure 19 shows a state diagram of the various operation modes, with the possible transitions between modes. For information on the timing of mode transitions refer to Figure 23 through Figure 25.

When V1 falls below 1.6 V (VBIAS) or the part wakes up under battery power, the part will automatically enter BROWNOUT mode (see Wake Up Behavior section). From BROWNOUT mode, the part may choose to enter either LCD mode or SLEEP mode, as controlled by the MPU via the I/O RAM bits *LCD_ONLY* and *SLEEP*.

The transition from MISSION mode to BROWNOUT mode is signaled by the *IE_PLLFALL* interrupt flag (in SFR 0xE8[7]). The transition in the other direction is signaled by the *IE_PLLRise* interrupt flag (SFR 0xE8[6]), when the PLL becomes stable.

Transitions from both LCD and SLEEP mode are initiated by wake-up timer timeout conditions or pushbutton events. When the PB pin is pulled high (pushbutton is pressed), the *IE_PB* interrupt flag (SFR 0xE8[4]) is set, and when the wake-up timer times out, the *IE_WAKE* interrupt flag (SFR 0xE8[5]) is set.

In the absence of system power, if the voltage margin for the LDO regulator providing 2.5V to the internal circuitry becomes too low to be safe, the part automatically enters sleep mode (BAT_OK false). The battery voltage must stay above 3V to ensure that BAT_OK remains true. Under this condition, the 71M6523 stays in SLEEP mode, even if the voltage margin for the LDO improves (BAT_OK true).

Table 48 shows the circuit functions available in each operating mode.

Circuit Function	System Power	Battery Power (Non-Volatile Supply)		
	MISSION	BROWNOUT	LCD	SLEEP
CE	Yes	--	--	--
CE Data RAM	Yes	Yes	--	--
FIR	Yes	--	--	--
Analog circuits: PLL, ADC, VREF, BME etc	Yes	--	--	--
MPU clock rate	4.92 MHz (from PLL)	28 kHz (from crystal)	--	--
<i>MPU_DIV</i>	Yes	--	--	--
ICE	Yes	Yes	--	--
DIO Pins	Yes	Yes	--	--
Watchdog Timer	Yes	Yes	--	--
LCD	Yes	Yes	Yes	--
EEPROM Interface (2-wire)	Yes	Yes (8 kb/s)	--	--
EEPROM Interface (3-wire)	Yes	Yes (16 kb/s)	--	--
UART	Yes	300 bd	--	--
Optical TX modulation	Yes	--	--	--
Flash Read	Yes	Yes	--	--
Flash Page Erase	Yes	Yes	--	--
Flash Write	Yes	--	--	--
RAM Read and Write	Yes	Yes	--	--
Wakeup Timer	Yes	Yes	Yes	Yes
Oscillator and RTC	Yes	Yes	Yes	Yes
DRAM data preservation	Yes	Yes	--	--
V3P3D voltage output pin	Yes	Yes	--	--

Table 48: Available Circuit Functions (“—” means “not active”)

2.3.1 BROWNOUT Mode

In BROWNOUT mode, most non-metering digital functions, as shown in Table 48, are active, including ICE, UART, EEPROM, LCD, and RTC. In BROWNOUT mode, a low bias current regulator will provide 2.5 Volts to V2P5 and V2P5NV. The regulator has an output called BAT_OK to indicate that it has sufficient overhead. When BAT_OK = 0, the part will enter SLEEP mode. From BROWNOUT mode, the processor can voluntarily enter LCD or SLEEP modes. When system power is restored, the part will automatically transition from any of the battery modes to mission mode, once the PLL has settled.

The MPU will run at crystal clock rate in BROWNOUT. The value of *MPU_DIV* will be remembered (not changed) as the part enters and exits BROWNOUT. *MPU_DIV* will be ignored during BROWNOUT.

While *PLL_OK* = 0, the I/O RAM bits *ADC_E* and *CE_E* are held in zero state disabling both ADC and CE. When *PLL_OK* falls, the CE program counter is cleared immediately and all FIR processing halts. Figure 20 shows the functional blocks active in BROWNOUT mode.




Figure 19: Operation Modes State Diagram

2.3.2 LCD Mode

In LCD mode, the data contained in the *LCD_SEG* registers is displayed while the MPU is disabled. Up to four LCD segments connected to each of the pins SEG18 and SEG19 can be made to blink without the involvement of the MPU.

This mode can be exited only by system power up, a timeout of the wake-up timer, or a push button. Figure 21 shows the functional blocks active in LCD mode.

2.3.3 SLEEP Mode

In SLEEP mode, the battery current is minimized and only the oscillator and RTC functions are active. This mode can be exited only by system power-up, a timeout of the wake-up timer, or a push button event. Figure 22 shows the functional blocks active in SLEEP mode.




Figure 20: Functional Blocks in BROWNOUT Mode (inactive blocks grayed out)




Figure 21: Functional Blocks in LCD Mode (inactive blocks grayed out)




Figure 22: Functional Blocks in SLEEP Mode (inactive blocks grayed out)




Figure 23: Transition from BROWNOUT to MISSION Mode when System Power Returns




Figure 24: Power-Up Timing with V3P3SYS and VBAT Tied together




Figure 25: Power-Up Timing with VBAT only

2.4 Fault and Reset Behavior

Reset Mode: When the RESET pin is pulled high, all digital activity stops. The oscillator and RTC module continue to run. Additionally, all I/O RAM bits are set to their default states. As long as V1, the input voltage at the power fault block, is greater than 1.6 V (VBIAS), the internal 2.5V regulator will continue to provide power to the digital section.

Once initiated, the reset mode will persist until the reset timer times out, signified by WAKE rising. This will occur in 4100 cycles of the real time clock after RESET goes low, at which time the MPU will begin executing its preboot and boot sequences from address 00. See the security section for more description of preboot and boot.

If system power is not present, the reset timer duration will be two cycles of the crystal clock, at which time the MPU will begin executing in BROWNOUT mode, starting at address 00.

Power Fault Circuit and Comparators: The 71M6523 includes a comparator to monitor system power fault conditions. When the output of the comparator falls ($V1 < VBIAS = 1.6\text{ V}$), the I/P RAM bit *PLL_OK* is zeroed and the part switches to BROWNOUT mode if a battery is present. Once, system power returns, the MPU remains in reset and does not start Mission Mode until 4100 oscillator clocks later, when *PLL_OK* rises. If a battery is not present, indicated by *BAT_OK*=0, WAKE will fall and the part will enter SLEEP mode.

There are several conditions the part could be in as system power returns. If the part is in BROWNOUT mode, it will automatically switch to mission mode when *PLL_OK* rises. It will receive an interrupt indicating this. No configuration bits will be reset or reconfigured during this transition.

If the part is in LCD or SLEEP mode when system power returns, it will also switch to mission mode when *PLL_OK* rises. In this case, all configuration bits will be in the reset state due to WAKE having been zero. The RTC clock will not be disturbed, but the MPU RAM must be re-initialized. The hardware watchdog timer will become active when the part enters MISSION mode.

If there is no battery when system power returns, the part will switch to mission mode when *PLL_OK* rises. All configuration bits will be in reset state, and RTC and MPU RAM data will be unknown and must be initialized by the MPU.

2.5 Wake-Up Behavior

As described above, the part will always wake up in mission mode when system power is restored. Additionally, the part will wake up in BROWNOUT mode when PB rises (push button pressed) or when a timeout of the wake-up timer occurs.

2.5.1 Wake on PB

If the part is in SLEEP or LCD mode, it can be awakened by a rising edge on the PB pin. This pin is normally pulled to GND and can be pulled high by a push button depression. Before the PB signal rises, the MPU is in reset due to WAKE being low. When PB rises, WAKE rises and within three crystal cycles, the MPU begins to execute. The MPU can determine whether the PB signal woke it up by checking the *IE_PB* flag.

For debouncing, the PB pin is monitored by a state machine operating from a 32-Hz clock. This circuit will reject between 31ms and 62ms of noise. Detection hardware will ignore all transitions after the initial rising edge. This will continue until the MPU clears the *IE_PB* bit.




Figure 26: Wake Up Timing

2.5.2 Wake on Timer

If the part is in SLEEP or LCD mode, it can be awakened by the wake-up timer. Until this timer times out, the MPU is in reset due to WAKE being low. When the wake-up timer times out, the WAKE signal rises and within three crystal cycles, the MPU begins to execute. The MPU can determine whether the timer woke it by checking the *AUTOWAKE* interrupt flag (*IE_WAKE*).

The wake-up timer begins timing when the part enters LCD or SLEEP mode. Its duration is controlled by *WAKE_PRD[2:0]* and *WAKE_RES*. *WAKE_RES* selects a timer LSB of either 1 minute (*WAKE_RES*=1) or 2.5 seconds (*WAKE_RES*=0). *WAKE_PRD[2:0]* selects a duration of from 1 to 7 timer LSBs.

The timer is armed by *WAKE_ARM*=1. It must be armed at least three RTC cycles before *SLEEP* or *LCD_ONLY* is initiated. Setting *WAKE_ARM* presets the timer with the values in *WAKE_RES* and *WAKE_PRD* and readies the timer to start when the processor writes to *SLEEP* or *LCD_ONLY*. The timer is reset and disarmed whenever the processor is awake. Thus, if it is desired to wake the MPU periodically (every 5 seconds, for example) the timer must be rearmed every time the MPU is awakened.

2.6 Data Flow

The data flow between CE and MPU is shown in Figure 27. In a typical application, the 32-bit compute engine (CE) sequentially processes the samples from the voltage inputs on pins ADC0_IN, ADC1_IN, ADC2_IN, performing calculations to measure active power (Wh), A^2h , V^2h for metering. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.




Figure 27: MPU/CE Data Flow

2.7 CE/MPU Communication

Figure 28 shows the functional relationship between CE and MPU. The CE is controlled by the MPU via shared registers in the I/O RAM and by registers in the CE DRAM. The CE outputs two interrupt signals to the MPU: CE_BUSY and XFER_BUSY, which are connected to the MPU interrupt service inputs as external interrupts. CE_BUSY indicates that the CE is actively processing data. This signal will occur once every multiplexer cycle. XFER_BUSY indicates that the CE is updating data to the output region of the CE DRAM. This will occur whenever the CE has finished generating a sum by completing an accumulation interval determined by $SUM_CYCLES * PRE_SAMPS$ samples. Interrupts to the MPU occur on the falling edges of the XFER_BUSY and CE_BUSY signals.




Figure 28: MPU/CE Communication

3 APPLICATION INFORMATION

3.1 Connection to an External Multiplexer

Figure 29 shows how an external triple 2:1 multiplexer is connected to the inputs of the 71M6523. Note that the signals sensed for Phase A (IA & VA) are routed to ADC1_IN to have the voltage tracking PLL and frequency monitoring referenced to phase A. The sampling sequence during the 71M6523 multiplexer cycle with this circuit is shown in Figure 5 in the CE Functional Overview section.

The external multiplexer should have low initial ON resistance and small delta ON resistance over temperature for each analog channel switch such as in the On Semi NLA4053 or equivalent. The matching of ON resistance between analog channels is not critical since this effect is compensated by calibration of each phase.




Figure 29: Connecting to External Multiplexer

3.2 Connection of Sensors to an External Multiplexer

Figure 30 shows how resistive dividers and current transformers are connected to the voltage and current inputs of an external multiplexer.




Figure 30: Resistive Voltage Divider (Left), Current Transformer (Right)

3.3 Connection of the Sensor for Neutral Current

A fourth ADC input, INEU, is provided for sensing neutral current with a current transformer. The connection is similar to that shown for IA in Figure 30.

3.4 Temperature Compensation and Mains Frequency Stabilization for the RTC

The flexibility provided by the MPU allows for compensation of the RTC using the substrate temperature. To achieve this, the crystal has to be characterized over temperature and the three coefficients Y_CAL ,

Y_CALC , and Y_CAL_C2 have to be calculated. Provided the IC substrate temperatures tracks the crystal temperature the coefficients can be used in the MPU firmware to trigger occasional corrections of the RTC seconds count, using the RTC_DEC_SEC or RTC_INC_SEC registers in I/O RAM.

Example: Let us assume a crystal characterized by the measurements shown in Table 49:

Deviation from Nominal Temperature [°C]	Measured Frequency [Hz]	Deviation from Nominal Frequency [PPM]
+50	32767.98	-0.61
+25	32768.28	8.545
0	32768.38	11.597
-25	32768.08	2.441
-50	32767.58	-12.817

Table 49: Frequency over Temperature

The values show that even at nominal temperature (the temperature at which the chip was calibrated for energy), the deviation from the ideal crystal frequency is 11.6 PPM, resulting in about one second inaccuracy per day, i.e. more than some standards allow. As Figure 31 shows, even a constant compensation would not bring much improvement, since the temperature characteristics of the crystal are a mix of constant, linear, and quadratic effects.




Figure 31: Crystal Frequency over Temperature

One method to correct the temperature characteristics of the crystal is to obtain coefficients from the curve in Figure 31 by curve-fitting the PPM deviations. A fairly close curve fit is achieved with the coefficients $a = 10.89$, $b = 0.122$, and $c = -0.00714$ (see Figure 32).

$$f = f_{nom} \cdot \left\{ 1 + \frac{a}{10^6} + T \frac{b}{10^6} + T^2 \frac{c}{10^6} \right\}$$

When applying the inverted coefficients, a curve (see Figure 32) will result that effectively neutralizes the original crystal characteristics. The frequencies were calculated using the fit coefficients as follows:




Figure 32: Crystal Compensation

The MPU Demo Code supplied with the TERIDIAN Demo Kits has a direct interface for these coefficients and it directly controls the *RTC_DEC_SEC* or *RTC_INC_SEC* registers. The Demo Code uses the coefficients in the form:

$$CORRECTION(ppm) = \frac{Y_CAL}{10} + T \cdot \frac{Y_CALC}{100} + T^2 \cdot \frac{Y_CALC2}{1000}$$

Note that the coefficients are scaled by 10, 100, and 1000 to provide more resolution. For our example case, the coefficients would then become (after rounding):

$$Y_CAL = 109, Y_CALC = 12, Y_CALC2 = 7$$

Alternatively, the mains frequency may be used to stabilize or check the function of the RTC. For this purpose, the CE provides a count of the zero crossings detected for the selected line voltage in the *MAIN_EDGE_X* address. This count is equivalent to twice the line frequency, and can be used to synchronize and/or correct the RTC.

3.5 Temperature Measurement

Temperature measurement can be implemented with the following steps:

- 3) At a known temperature T_N , read the *TEMP_RAW* register of the CE and store the value as *TEMP_NOM*.
- 4) Compute *TEMP_X* at the known temperature. The LSB is 0.1°C.
- 5) The temperature T (in °C) at any environment can be obtained by applying *TEMP_X* to the following formula:

$$T = T_N + \frac{TEMP_X}{10}$$

3.6 Temperature Compensation for Measured Energy

The temperature characteristics of the reference voltage *VREF* (TC1, TC2) are given in the Electrical Specifications section for a typical chip. For proper temperature compensation of the *VREF* temperature characteristics, the MPU needs to implement control of the *GAIN_ADJ* variable in the CE DRAM (address 0x1C), based on the die temperature (*TEMP_RAW* in CE DRAM) and the temperature compensation coefficients *PPMC* and *PPMC2* (MPU variables). One possible implementation is shown in Figure 33. This implementation uses the chip temperature provided in the CE DRAM register *TEMP_RAW* and the reference temperature reading *TEMP_NOM* to generate a temperature difference which, when multiplied by the proper temperature scaling value, yields the temperature deviation in °C. The °C value is then scaled with *PPMC* and used to achieve linear control of *GAIN_ADJ*. Similarly, the temperature deviation is squared and then multiplied with *PPMC2* to achieve quadratic control of *GAIN_ADJ*.




Figure 33: Temperature Compensation

In a production electricity meter, the 71M6523 is not the only component contributing to temperature dependency. In fact, a whole range of components (e.g. current transformers, resistor dividers, external multiplexer, power sources) will exhibit slight or pronounced temperature effects. Since the output of the on-chip temperature sensor is accessible to the MPU, temperature-compensation mechanisms with great flexibility, i.e. beyond the second-order implementation shown in Figure 33, are possible.

3.7 Connecting 5V Devices

All digital input pins of the 71M6523 are compatible with external 5V devices. I/O pins configured as inputs do not require current-limiting resistors when they are connected to external 5V devices.

3.8 Connecting LCDs

The 71M6523 has a LCD controller on-chip capable of controlling static or multiplexed LCDs. Figure 34 shows the basic connection for a LCD.




Figure 34: Connecting LCDs

Nineteen pins are dedicated LCD segment pins (SEG0 to SEG18). If more pins are needed to drive segments, the dual-function pins CKTEST/SEG19, E_RXTX/SEG38, E_TCLK/SEG33, and E_RST/SEG32 can be used.

Even more segment pins are available in the form of combined DIO and segment pins (SEG24/DIO4 to SEG31/DIO11, SEG34/DIO14 to SEG37/DIO17, SEG39/DIO19 to SEG41/DIO21).

The split between DIO and LCD use of the combined pins is controlled with the DIO register *LCD_NUM*. *LCD_NUM* can be assigned any number between 0 and 18. The first dual-purpose pin to be allocated as LCD is SEG41/DIO21. Thus if *LCD_NUM*=2, SEG41 and SEG 40 will be configured as LCD. The remaining SEG39 to SEG24 will be configured as DIO19 to DIO4. DIO1 and DIO2 are always available, if not used for the optical port.

Table 50 shows the allocation of DIO and segment pins as a function of *LCD_NUM* for 68 pin package types.

LCD_NUM	SEG in Addition to SEG0-SEG19	Total Number of LCD Segment Pins Including SEG0-SEG19	DIO Pins in Addition to DIO1-DIO2	Total Number of DIO Pins Including DIO1, DIO2
0	None	20	4-11,14-17, 19-21	18
1	41	21	4-11, 14-17, 19-20	17
2	40-41	22	4-11, 14-17, 19	16
3	39-41	23	4-11, 14-17	15
4	39-41	23	4-11, 14-17	15
5	37, 39-41	24	4-11, 14-16	14
6	36-37, 39-41	25	4-11, 14-15	13
7	35-37, 39-41	26	4-11, 14	12
8	34-37, 39-41	27	4-11	11
9	34-37, 39-41	27	4-11	11
10	34-37, 39-41	27	4-11	11
11	31, 34-37, 39-41	28	4-10	10
12	30-31, 34-37, 39-41	29	4-9	9
13	29-31, 34-37, 39-41	30	4-8	8
14	28-31, 34-37, 39-41	31	4-7	7

Note: LCD segment numbers are given without CKTEST/SEG19, E_RXTX/SEG38, E_TCLK/SEG33, and E_RST/SEG32.

Table 50: LCD and DIO Pin Assignment by *LCD_NUM*

3.9 Connecting I²C EEPROMs

I²C™ EEPROMs or other I²C™ compatible devices should be connected to the DIO pins DIO4 and DIO5, as shown in Figure 35. Pull-up resistors of roughly 3kΩ to V3P3D (to ensure operation in BROWNOUT mode) should be used for both SCL and SDA signals. The *DIO_EEX* register in I/O RAM must be set to 01 in order to convert the DIO pins DIO4 and DIO5 to I²C pins SCL and SDA.




Figure 35: I²C™ EEPROM Connection

3.10 Connecting Three-Wire EEPROMs

μWire™ EEPROMs and other compatible devices should be connected to the DIO pins DIO4 and DIO5, as shown in Figure 36 and as described below:

- DIO5 connects to both the DI and DO pins of the three-wire device.
- The CS pin must be connected to a vacant DIO pin of the 71M6523.
- In order to prevent bus contention, a 10 kΩ to resistor is used to separate the DI and DO signals.
- The CS and CLK pins should be pulled down with resistors to prevent operation of the three-wire device on power-up, before the 71M6523 can establish a stable signal for CS and CLK.
- The DIO_EEX register in I/O RAM must be set to 2 (b10) in order to convert the DIO pins DIO4 and DIO5 to μWire pins.




Figure 36: Three-Wire EEPROM Connection

3.11 UART0 (TX/RX)

The RX pin should be pulled down by a 100kΩ resistor and additionally protected by a 100 pF ceramic capacitor, as shown in Figure 37.




Figure 37: Connections for the RX Pin

3.12 Optical Interface

The pins OPT_TX and OPT_RX can be used for a regular serial interface, e.g. by connecting a RS_232 transceiver, or they can be used to directly operate optical components, e.g. an infrared diode and phototransistor implementing a FLAG interface. Figure 38 shows the basic connections. The OPT_TX pin becomes active when the I/O RAM register *OPT_TXDIS* is set to 0.

The polarity of the OPT_TX and OPT_RX pins can be inverted with configuration bits *OPT_TXINV* and *OPT_RXINV*, respectively.

The OPT_TX output may be modulated at 38 kHz when system power is present. Modulation is not available in BROWNOUT mode. The *OPT_TXMOD* bit enables modulation. The duty cycle is controlled by *OPT_FDC[1:0]*, which can select 50%, 25%, 12.5%, and 6.25% duty cycle. A 6.25% duty cycle means OPT_TX is low for 6.25% of the period.

The receive pin (OPT_RX) may need an analog filter when receiving modulated optical signals.



With modulation, an optical emitter can be operated at higher current than nominal, enabling it to increase the distance along the optical path.



If operation in BROWNOUT mode is desired, the external components should be connected to V3P3D.




Figure 38: Connection for Optical Components

3.13 Connecting V1 and Reset Pins

A voltage divider should be used to establish that V1 is in a safe range when the meter is in mission mode (V1 must be lower than 2.9V in all cases in order to keep the hardware watchdog timer enabled). A shorting jumper on a header, as shown above R1 in Figure 39, pulls V1 up to V3P3 disabling the hardware watchdog timer, which is useful for prototyping.

The parallel impedance of R1 and R2 should be approximately 20 to 30k Ω in order to provide hysteresis for the power fault monitor.




Figure 39: Voltage Divider for V1

Even though a functional meter will not necessarily need a reset switch, it is useful to have a reset pushbutton for prototyping. When a circuit is used in an EMI environment, the RESET pin should be supported by the external components shown in Figure 40. R₁ should be in the range of 17k Ω , R₂ should be around 20k Ω as shown in the 6523 Demo Board schematic in the Demo Board User's Manual.



Since the 71M6523 generates its own power-on reset, a reset button or circuitry, as shown in Figure 40 is only required for test units and prototypes.




Figure 40: External Components for RESET: Development Circuit (Left), Production Circuit (Right)

3.14 Connecting the Emulator Port Pins

Capacitors to ground must be used for protection from EMI. Production boards should have the ICE_E pin connected to ground.

If the ICE pins are used to drive LCD segments, the pull-up resistors should be omitted, as shown in Figure 41, and 22 pF capacitors to GNDD should be used for protection from EMI.

It is important to bring out the ICE_E pin to the programming interface in order to create a way for reprogramming parts that have the flash *SECURE* bit (SFR 0xB2[6]) set. Providing access to ICE_E ensures that the part can be reset between erase and program cycles, which will enable programming devices to reprogram the part. The reset required is implemented with a watchdog timer reset (i.e. the hardware WDT must be enabled).




Figure 41: External Components for the Emulator Interface

3.15 Crystal Oscillator

The oscillator of the 71M6523 drives a standard 32.768 kHz watch crystal. The oscillator has been designed specifically to handle these crystals and is compatible with their high impedance and limited power handling capability. The oscillator power dissipation is very low to maximize the lifetime of any battery backup device attached to VBAT.

Board layouts with minimum capacitance from XIN to XOUT will require less battery current. Good layouts will have XIN and XOUT shielded from each other.



Since the oscillator is self-biasing, an external resistor **must not be connected** across the crystal.

3.16 Flash Programming

Operational or test code can be programmed into the flash memory using either an in-circuit emulator or the Flash Programmer Module (TFP2) available from TERIDIAN. The flash programming procedure uses the E_RST, E_RXTX, and E_TCLK pins.

3.17 MPU Firmware Library

All application-specific MPU functions mentioned above under “Application Information” are available from TERIDIAN as a standard ANSI C library and as ANSI “C” source code. The code is available as part of the Demonstration Kit for the 71M6523 IC. The Demonstration Kits come with the 71M6523 IC pre-programmed with demo firmware mounted on a functional sample meter PCB (Demo Board). The Demo Boards allow for quick and efficient evaluation of the IC without having to write firmware or having to supply an in-circuit emulator (ICE).

3.18 Meter Calibration

Once the Teridian 71M6523 energy meter device has been installed in a meter system, it must be calibrated. A complete calibration includes the following:

- Calibration of the metrology section, i.e. calibration for tolerances of the current sensors, voltage dividers and signal conditioning components (multiplexer) as well as of the internal reference voltage (VREF).
- Establishment of the reference temperature for temperature measurement and temperature compensation.
- Calibration of the battery voltage measurement.
- Calibration of the RTC frequency and temperature compensation for the RTC.

The metrology section can be calibrated using the gain and phase adjustment factors accessible to the CE. The gain adjustment is used to compensate for tolerances of components used for signal conditioning, especially the resistive components. Phase adjustment is provided to compensate for phase shifts introduced by the current sensors or by the effects of reactive power supplies.

Due to the flexibility of the MPU firmware, any calibration method, such as calibration based on energy, or current and voltage can be implemented. It is also possible to implement segment-wise calibration (depending on current range).

The 71M6523 supports common industry standard calibration techniques, such as single-point (energy-only), multi-point (energy, V_{rms} , I_{rms}) and auto-calibration.

4 FIRMWARE INTERFACE

4.1 I/O RAM MAP – In Numerical Order

'Not Used' bits are grayed out, contain no memory and are read by the MPU as zero. *RESERVED* bits may be in use and should not be changed. This table lists only the SFR registers that are not generic 8051 SFR registers. Variables in bold have values fixed for proper 6523 operation.


Name	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Configuration:									
CE0	2000	EQU[2:0] = 101			CE_E	Reserved			
CE1	2001	PRE_SAMPS[1:0]		SUM_CYCLES[5:0]					
CE2	2002	MUX_DIV[1:0] = 10		CHOP_E[1:0]		RTM_E	WD_OVF	EX_RTC	EX_XFR
COMP0	2003	Not Used	PLL_OK	Not Used	Reserved		Reserved	Reserved	COMP_STAT[0]
CONFIG0	2004	VREF_CAL	PLS_INV	CKOUT_E[1:0]		VREF_DIS	MPU_DIV[2:0]		
CONFIG1	2005	Reserved	Reserved	ECK_DIS	FIR_LEN = 1	ADC_E	MUX_ALT	FLSH66Z	Reserved
VERSION	2006	VERSION[7:0]							
CONFIG2	2007	OPT_TXE[1:0]		EX_PLL	EX_FWCOL	Reserved		OPT_FDC[1:0]	
CE3	20A8	Not Used	Not Used	Not Used	CE_LCTN[4:0]				
WAKE	20A9	WAKE_ARM	SLEEP	LCD_ONLY	Not Used	WAKE_RES	WAKE_PRD[2:0]		
TMUX	20AA	Not Used	Not Used	Not Used	TMUX[4:0]				
Digital I/O:									
DIO0	2008	DIO_EEX[1:0]		OPT_RXDIS	OPT_RXINV	DIO_PW	DIO_MC=1	OPT_TXMOD	OPT_TXINV
DIO1	2009	Not Used	DIO_R1[2:0]			Not Used	DI_RPB[2:0]		
DIO2	200A	Not Used	Reserved			Not Used	DIO_R2[2:0]		
DIO3	200B	Not Used	DIO_R5[2:0]			Not Used	DIO_R4[2:0]		
DIO4	200C	Not Used	DIO_R7[2:0]			Not Used	DIO_R6[2:0]		
DIO5	200D	Not Used	DIO_R9[2:0]			Not Used	DIO_R8[2:0]		
DIO6	200E	Not Used	DIO_R11[2:0]			Not Used	DIO_R10[2:0]		
Real Time Clock:									
RTC0	2015	Not Used	Not Used	RTC_SEC[5:0]					
RTC1	2016	Not Used	Not Used	RTC_MIN[5:0]					
RTC2	2017	Not Used	Not Used	Not Used	RTC_HR[4:0]				
RTC3	2018	Not Used	Not Used	Not Used	Not Used	Not Used	RTC_DAY[2:0]		
RTC4	2019	Not Used	Not Used	Not Used	RTC_DATE[2:0]				
RTC5	201A	Not Used	Not Used	Not Used	Not Used	RTC_MO[3:0]			
RTC6	201B	RTC_YR[7:0]							
RTC7	201C	Not Used	Not Used	Not Used	Not Used	Not Used	Not Used	RTC_DEC_SEC	RTC_INC_SEC
WE	201F	Write enable for RTC							
LCD Display Interface:									
LCDX	2020	Not Used	BME	Reserved	LCD_NUM[4:0]				
LCDY	2021	Not Used	LCD_Y	LCD_E	LCD_MODE[2:0]			LCD_CLK[1:0]	
LCDZ	2022	Not Used	Not Used	Not Used	Reserved				
LCD0	2030	Not Used				LCD_SEG0[3:0]			
...	...	Not Used				...			
LCD19	2043	Not Used				LCD_SEG19[3:0]			
LCD24	2048	Not Used				LCD_SEG24[3:0]			
...	...	Not Used				...			
LCD38	2056	Not Used				LCD_SEG38[3:0]			


Name	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LCD_BLNK	205A	LCD_BLKMAP19[3:0]				LCD_BLKMAP18[3:0]			
RTM Probes:									
RTM0	2060	RTM0[7:0]							
RTM1	2061	RTM1[7:0]							
RTM2	2062	RTM2[7:0]							
RTM3	2063	RTM3[7:0]							
Pulse Generator:									
PLS_W	2080	PLS_MAXWIDTH[7:0]							
PLS_I	2081	PLS_INTERVAL[7:0]							
Trim:									
TRIMSEL	20FD	Not Used	Not Used	Not Used	FOVRIDE	TRIMSEL[3:0]			
TRIMX	20FE	Not Used	Not Used	Not Used	Not Used	Not Used	Not Used	Not Used	TRIMPULSE
TRIM	20FF	TRIM[7:0]							



4.2 I/O RAM DESCRIPTION – Alphabetical Order

Bits with a **W** (write) direction are written by the MPU into configuration RAM. Typically, they are initially stored in flash memory and copied to the configuration RAM by the MPU. Some of the more frequently programmed bits are mapped to the MPU SFR memory space. The remaining bits are mapped to the address range 0x2xxx. Bits with R (read) direction can be read by the MPU. Columns labeled “**Rst**” and “**Wk**” describe the bit values upon reset and wake, respectively. No entry in one of these columns means the bit is either read-only or is powered by the non-volatile supply and is not initialized. Write only bits will return zero when they are read.

Name	Location	Rst	Wk	Dir	Description																											
<i>ADC_E</i>	2005[3]	0	0	R/W	Enables ADC and VREF. When disabled, removes bias current																											
<i>BME</i>	2020[6]	0	-	R/W	Battery Measure Enable. When set, a load current is immediately applied to the battery and it is connected to the ADC to be measured on Alternative Mux Cycles. See <i>MUX_ALT</i> bit.																											
<i>CE_E</i>	2000[4]	0	0	R/W	CE enable.																											
<i>CE_LCTN</i> [4:0]	20A8[4:0]	31	31	R/W	CE program location. The starting address for the CE program is 1024* <i>CE_LCTN</i> . <i>CE_LCTN</i> must be defined before the CE is enabled.																											
<i>CHOP_E</i> [1:0]	2002[5:4]	0	0	R/W	Chop enable for the reference bandgap circuit. The value of CHOP will change on the rising edge of MUXSYNC according to the value in <i>CHOP_E</i> : 00-toggle ¹ 01-positive 10-reversed 11-toggle ¹ ¹ except at the mux sync edge at the end of SUMCYCLE.																											
<i>CKOUT_E</i> [1:0]	2004[5,4]	00	00	R/W	CKTEST Enable. The default is 00 00-SEG19, 01-CK_FIR (5 MHz Mission, 32 kHz Brownout) 10-Not allowed (reserved for production test) 11-Same as 10.																											
<i>COMP_STAT</i> [0]	2003[0]	--	--	R	The status of the power fail comparator for V1.																											
<i>DI_RPB</i> [2:0] <i>DIO_R1</i> [2:0] <i>DIO_R2</i> [2:0] <i>DIO_R4</i> [2:0] <i>DIO_R5</i> [2:0] <i>DIO_R6</i> [2:0] <i>DIO_R7</i> [2:0] <i>DIO_R8</i> [2:0] <i>DIO_R9</i> [2:0] <i>DIO_R10</i> [2:0] <i>DIO_R11</i> [2:0]	2009[2:0] 2009[6:4] 200A[2:0] 200B[2:0] 200B[6:4] 200C[2:0] 200C[6:4] 200D[2:0] 200D[6:4] 200E[2:0] 200E[6:4]	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	R/W	Connects dedicated I/O pins DIO2 and DIO4 through DIO11 as well as input pins PB and DI1 to internal resources. If more than one input is connected to the same resource, the ‘MULTIPLE’ column below specifies how they are combined. <table><tr><th>DIO_Rx</th><th>Resource</th><th>MULTIPLE</th></tr><tr><td>000</td><td>NONE</td><td>--</td></tr><tr><td>001</td><td>Reserved</td><td>OR</td></tr><tr><td>010</td><td>T0 (Timer0 clock or gate)</td><td>OR</td></tr><tr><td>011</td><td>T1 (Timer1 clock or gate)</td><td>OR</td></tr><tr><td>100</td><td>High priority IO interrupt (int0 rising)</td><td>OR</td></tr><tr><td>101</td><td>Low priority IO interrupt (int1 rising)</td><td>OR</td></tr><tr><td>110</td><td>High priority IO interrupt (int0 falling)</td><td>OR</td></tr><tr><td>111</td><td>Low priority IO interrupt (int1 falling)</td><td>OR</td></tr></table>	DIO_Rx	Resource	MULTIPLE	000	NONE	--	001	Reserved	OR	010	T0 (Timer0 clock or gate)	OR	011	T1 (Timer1 clock or gate)	OR	100	High priority IO interrupt (int0 rising)	OR	101	Low priority IO interrupt (int1 rising)	OR	110	High priority IO interrupt (int0 falling)	OR	111	Low priority IO interrupt (int1 falling)	OR
DIO_Rx	Resource	MULTIPLE																														
000	NONE	--																														
001	Reserved	OR																														
010	T0 (Timer0 clock or gate)	OR																														
011	T1 (Timer1 clock or gate)	OR																														
100	High priority IO interrupt (int0 rising)	OR																														
101	Low priority IO interrupt (int1 rising)	OR																														
110	High priority IO interrupt (int0 falling)	OR																														
111	Low priority IO interrupt (int1 falling)	OR																														
<i>DIO_DIR0</i> [7:4, 2:1]	SFRA2 [7:4,2:0]	0	0	R/W	Programs the direction of pins DIO7-DIO4 and DIO2-DIO1. 1 indicates output. Ignored if the pin is not configured as I/O. See <i>DIO_MC</i> and <i>DIO_PW</i> for special option for DIO6 and DIO7 (MC) outputs. See <i>DIO_EEX</i> for special option for DIO4 and DIO5.																											
<i>DIO_DIR1</i> [7:6, 3:0]	SFR91 [7:6,3:0]	0	0	R/W	Programs the direction of pins DIO15-DIO14, DIO11-DIO8. 1 indicates output. Ignored if the pin is not configured as I/O.																											
<i>DIO_DIR2</i> [5:3,2:1]	SFRA1 [5:3,2:1]	0	0	R/W	Programs the direction of pins DIO17-DIO16 (and DIO19-DIO21 for the QFN package). 1 indicates output. Ignored if the pin is not configured as I/O.																											

Name	Location	Rst	Wk	Dir	Description										
<i>DIO_0</i> [7:4,2:0]	SFR80 [7:4,2:0]	0	0	R/W	The value on the pins DIO7 (MC)-DIO4 and DIO2-DIO1. Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore write operations. The pushbutton input PB is read on <i>DIO_0</i> [0].										
<i>DIO_1</i> [7:6,3:0]	SFR90 [7:6,3:0]	0	0	R/W	The value on the pins DIO15-DIO14 and DIO11-DIO8. Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore write operations.										
<i>DIO_2</i> [5:3,1:0]	SFRA0 [5:3,1:0]	0	0	R/W	The value on the pins DIO17-DIO16 (and DIO19-DIO21 for the QFN package). Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore write operations.										
<i>DIO_EEX</i> [1:0]	2008[7:6]	0	0	R/W	When set, converts DIO4 and DIO5 to interface with external EEPROM. DIO4 becomes SDCK and DIO5 becomes bi-directional SDATA. <i>LCD_NUM</i> must be less than or equal to 18. <table><tr><td>DIO_EEX[1:0]</td><td>Function</td></tr><tr><td>00</td><td>Disable EEPROM interface</td></tr><tr><td>01</td><td>2-Wire EEPROM interface</td></tr><tr><td>10</td><td>3-Wire EEPROM interface</td></tr><tr><td>11</td><td>--not used--</td></tr></table>	DIO_EEX[1:0]	Function	00	Disable EEPROM interface	01	2-Wire EEPROM interface	10	3-Wire EEPROM interface	11	--not used--
DIO_EEX[1:0]	Function														
00	Disable EEPROM interface														
01	2-Wire EEPROM interface														
10	3-Wire EEPROM interface														
11	--not used--														
<i>DIO_MC</i>	2008[2]	0	0	R/W	Causes MC (multiplexer control) to be output on DIO7, DIO7 must be configured as output to use an external mux. <i>LCD_NUM</i> must be less than 15. This value must be set to one for the 6523!										
<i>DIO_PW</i>	2008[3]	0	0	R/W	Causes WPULSE to be output on DIO6, if DIO6 is configured as output. <i>LCD_NUM</i> must be less than 16.										
<i>EEDATA</i> [7:0]	SFR9E	0	0	R/W	Serial EEPROM interface data										
<i>EECTRL</i> [7:0]	SFR9F	0	0	R/W	Serial EEPROM interface control										
<i>ECK_DIS</i>	2005[5]	0	0	R/W	Emulator clock disable. When one, the emulator clock is disabled.  This bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part with the ICE interface and thus preclude flash erase and programming operations. If <i>ECK_ENA</i> is set, it should be done at least 1000ms after power-up to give emulators and programming devices enough time to complete an erase operation.										
<i>EQU</i> [2:0]	2000[7:5]	0	0	R/W	Specifies the power equation to be used by the CE. This value must be set to 101 for the 6523!										
<i>EX_XFR</i> <i>EX_RTC</i> <i>EX_FWCOL</i> <i>EX_PLL</i>	2002[0] 2002[1] 2007[4] 2007[5]	0 0 0 0	0 0 0 0	R/W	Interrupt enable bits. These bits enable the XFER_BUSY, the RTC_1SEC, the FirmWareCollision, and PLL interrupts. Note that if one of these interrupts is to be enabled, its corresponding 8051 EX enable must also be set. See the Interrupts section for details.										
<i>FIR_LEN</i>	2005[4]	0	0	R/W	The length of the ADC decimation FIR filter. 1-384 cycles , 0-288 cycles When <i>FIR_LEN</i> =1, the ADC has 2.370370x higher gain.										

Name	Location	Rst	Wk	Dir	Description
<i>FLSH_ERASE</i> [7:0]	SFR94 [7:0]	0	0	W	<p><u>Flash Erase Initiate</u></p> <p><i>FLSH_ERASE</i> is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for <i>FLSH_ERASE</i> in order to initiate the appropriate Erase cycle.</p> <p>(default = 0x00).</p> <p>0x55 – Initiate Flash Page Erase cycle. Must be preceded by a write to <i>FLSH_PGADR</i> @ SFR 0xB7.</p> <p>0xAA – Initiate Flash Mass Erase cycle. Must be preceded by a write to <i>FLSH_MEEN</i> @ SFR 0xB2 and the debug (CC) port must be enabled.</p> <p>Any other pattern written to <i>FLSH_ERASE</i> will have no effect.</p>
<i>FLSH_MEEN</i>	SFRB2[1]	0	0	W	<p><u>Mass Erase Enable</u></p> <p>0 – Mass Erase disabled (default).</p> <p>1 – Mass Erase enabled.</p> <p>Must be re-written for each new Mass Erase cycle.</p>
<i>FLSH_PGADR</i> [6:0]	SFRB7 [7:1]	0	0	W	<p><u>Flash Page Erase Address</u></p> <p><i>FLSH_PGADR</i>[6:0] – Flash Page Address (page 0 thru 127) that will be erased during the Page Erase cycle. (default = 0x00).</p> <p>MUST BE RE-WITTEN FOR EACH NEW PAGE ERASE CYCLE.</p>
<i>FLSH_PWE</i>	SFRB2[0]	0	0	R/W	<p><u>Program Write Enable</u></p> <p>0 – MOVX commands refer to XRAM Space, normal operation (default).</p> <p>1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR.</p> <p>This bit is automatically reset after each byte written to flash. Writes to this bit are inhibited when interrupts are enabled.</p>
<i>FOVRIDE</i>	20FD[4]	0	0	R/W	Permits the values written by MPU to temporarily override the values in the fuse register (reserved for production test).
<i>IE_FWCOL0</i> <i>IE_FWCOL1</i>	SFRE8[2] SFRE8[3]	0 0	0 0	R/W R/W	Interrupt flags for Firmware Collision Interrupt. See Flash Memory Section for details.
<i>IE_PB</i>	SFRE8[4]	0	--	R/W	PB flag. Indicates that a rising edge occurred on PB. Firmware must write a zero to this bit to clear it. The bit is also cleared when MPU requests SLEEP or LCD mode. On bootup, the MPU can read this bit to determine if the part was woken with the PB DIO0[0].
<i>IE_PLLRISE</i>	SFRE8[6]	0	0	R/W	Indicates that the MPU was woken or interrupted (int 4) by System power becoming available, or more precisely, by PLL_OK rising. Firmware must write a zero to this bit to clear it
<i>IE_PLLFALL</i>	SFRE8[7]	0	0	R/W	<p>Indicates that the MPU has entered BROWNOUT mode because System power has become unavailable (int 4), or more precisely, because PLL_OK fell.</p> <p> Note: this bit will not be set if the part wakes into BROWNOUT mode because of PB or the WAKE timer. Firmware must write a zero to this bit to clear it.</p>

Name	Location	Rst	Wk	Dir	Description
<i>IE_XFER</i> <i>IE_RTC</i>	SFRE8[0] SFRE8[1]	0 0	0 0	R/W	Interrupt flags. These flags monitor the XFER_BUSY interrupt and the RTC_1SEC interrupt. The flags are set by hardware and must be cleared by the interrupt handler. Note that IE6, the interrupt 6 flag bit in the 8051 must also be cleared when either of these interrupts occur.
<i>IE_WAKE</i>	SFRE8[5]	0	--	R/W	Indicates that the MPU was woken by the autowake timer. This bit is typically read by the MPU on bootup. Firmware must write a zero to this bit to clear it
<i>INTBITS</i>	SFRF8[6:0]	--	--	R/W	Interrupt inputs. The MPU may read these bits to see the input to external interrupts INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended for debug use.
<i>LCD_BLKMAP19[3:0]</i> <i>LCD_BLKMAP18[3:0]</i>	205A[7:4] 205A[3:0]	0	--	R/W	Identifies which segments connected to SEG18 and SEG19 should blink. 1 means 'blink.' Most significant bit corresponds to COM3. Least significant, to COM0.
<i>LCD_CLK[1:0]</i>	2021[1:0]	0	--	R/W	Sets the LCD clock frequency (for COM/SEG pins, <u>not</u> frame rate).  Note: $f_w = 32768 \text{ Hz}$ 00: $f_w/2^9$, 01: $f_w/2^8$, 10: $f_w/2^7$, 11: $f_w/2^6$
<i>LCD_E</i>	2021[5]	0	--	R/W	Enables the LCD display. When disabled, VLC2, VLC1, and VLC0 are ground as are the COM and SEG outputs.
<i>LCD_MODE[2:0]</i>	2021[4:2]	0	--	R/W	The LCD bias mode. 000: 4 states, 1/3 bias 001: 3 states, 1/3 bias 010: 2 states, 1/2 bias 011: 3 states, 1/2 bias 100: static display
<i>LCD_NUM[4:0]</i>	2020[4:0]	0	--	R/W	Number of dual-purpose LCD/DIO pins to be configured as LCD. This will be a number between 0 and 18. The first dual-purpose pin to be allocated as LCD is SEG41/DIO21. Thus if <i>LCD_NUM</i> =2, SEG41 and SEG 40 will be configured as LCD. The remaining SEG39 to SEG24 will be configured as DIO19 to DIO4. DIO1 and DIO2 (plus DIO3 on the QFN-68 package) are always available, if not used for the optical port. See tables in Application Section.
<i>LCD_ONLY</i>	20A9[5]	0	0	W	Takes the 6520 to LCD mode. Ignored if system power is present. The part will awaken when autowake timer times out, when push button is pushed, or when system power returns.
<i>LCD_SEG0[3:0]</i> ... <i>LCD_SEG19[3:0]</i>	2030[3:0] ... 2043[3:0]	0 ... 0	-- ... --	R/W	LCD Segment Data. Each word contains information for from 1 to 4 time divisions of each segment. In each word, bit 0 corresponds to COM0, on up to bit 3 for COM3.  THESE BITS ARE PRESERVED IN LCD AND SLEEP MODES, EVEN IF THEIR PIN IS NOT CONFIGURED AS SEG. IN THIS CASE, THEY CAN BE USEFUL AS GENERAL-PURPOSE NON-VOLATILE STORAGE.
<i>LCD_SEG24[3:0]</i> ... <i>LCD_SEG38[3:0]</i>	2048[3:0] ... 2056[3:0]	0 ... 0	-- ... --	R/W	

Name	Location	Rst	Wk	Dir	Description										
<i>LCD_Y</i>	2021[6]	0	0		LCD Blink Frequency (ignored if blink is disabled or if segment is off). 0: 1 Hz (500ms ON, 500ms OFF) 1: 0.5 Hz (1s ON, 1s OFF)										
<i>MPU_DIV</i> [2:0]	2004[2:0]	0	0	R/W	The MPU clock divider (from 4.9152 MHz). These bits may be programmed by the MPU without risk of losing control. 000-4.9152 MHz, 001-4.9152 MHz /2 ¹ , ..., 111-4.9152 MHz /2 ⁷ <i>MPU_DIV</i> remains unchanged when the part enters BROWNOUT mode.										
<i>MUX_ALT</i>	2005[2]	0	0	R/W	The MPU asserts this bit when it wishes the MUX to perform ADC conversions on an alternate set of inputs.										
<i>MUX_DIV</i> [1:0]	2002[7:6]	0	0	R/W	The number of states in the input multiplexer. <i>MUX_DIV</i> [1:0] must be set to 01. <table border="1"><tr><td><i>MUX_DIV</i>[1:0]</td><td>Function</td></tr><tr><td>00</td><td>Illegal – do not use!</td></tr><tr><td>01</td><td>4 states</td></tr><tr><td>10</td><td>3 states – do not use!</td></tr><tr><td>11</td><td>2 states – do not use!</td></tr></table>	<i>MUX_DIV</i> [1:0]	Function	00	Illegal – do not use!	01	4 states	10	3 states – do not use!	11	2 states – do not use!
<i>MUX_DIV</i> [1:0]	Function														
00	Illegal – do not use!														
01	4 states														
10	3 states – do not use!														
11	2 states – do not use!														
<i>OPT_FDC</i> [1:0]	2007[1:0]	0	0	R/W	Selects OPT_TX modulation duty cycle <table border="1"><tr><td>OPT_FDC</td><td>Function</td></tr><tr><td>00</td><td>50% Low</td></tr><tr><td>01</td><td>25% Low</td></tr><tr><td>10</td><td>12.5% Low</td></tr><tr><td>11</td><td>6.25% Low</td></tr></table>	OPT_FDC	Function	00	50% Low	01	25% Low	10	12.5% Low	11	6.25% Low
OPT_FDC	Function														
00	50% Low														
01	25% Low														
10	12.5% Low														
11	6.25% Low														
<i>OPT_RXDIS</i>	2008[5]	0	0	R/W	OPT_RX can be configured as an analog input to the optical UART comparator or as a digital input/output, DIO1. 0—OPT_RX, 1—DIO1.										
<i>OPT_RXINV</i>	2008[4]	0	0	R/W	Inverts result from OPT_RX comparator when 1. Affects only the UART input. Has no effect when OPT_RX is used as a DIO input.										
<i>OPT_TXE</i> [1,0]	2007[7,6]	00	00	R/W	Configures the OPT_TX output pin. 00—OPT_TX, 01—DIO2, 10—WPULSE, 11—Unused										
<i>OPT_TXINV</i>	2008[0]	0	0	R/W	Invert OPT_TX when 1. This inversion occurs before modulation.										
<i>OPT_TXMOD</i>	2008[1]	0	0	R/W	Enables modulation of OPT_TX. When <i>OPT_TXMOD</i> is set, OPT_TX is modulated when it would otherwise have been zero. The modulation is applied after any inversion caused by <i>OPT_TXINV</i> .										
<i>PLL_OK</i>	2003[6]	0	0	R	Indicates that system power is present and the clock generation PLL is settled.										
<i>PLS_MAXWIDTH</i> [7:0]	2080[7:0]	FF	FF	R/W	Determines the maximum width of the pulse (low going pulse). Maximum pulse width is (2* <i>PLS_MAXWIDTH</i> + 1)*T _I . Where T _I is <i>PLS_INTERVAL</i> . If <i>PLS_INTERVAL</i> =0, T _I is the sample time (397µs). If 255, disable <i>MAXWIDTH</i> .										

Name	Location	Rst	Wk	Dir	Description	
<i>PLS_INTERVAL</i> [7:0]	2081[7:0]	0	0	R/W	If the FIFO is used, <i>PLS_INTERVAL</i> must be set to 75. If <i>PLS_INTERVAL</i> = 0, the FIFO is not used and pulses are output as soon as the CE issues them.	
<i>PLS_INV</i>	2004[6]	0	0	R/W	Inverts the polarity of WPULSE and MC. Normally, these pulses are active low. When inverted, they become active high.	
<i>PREBOOT</i>	SFRB2[7]	--	--	R	Indicates that preboot sequence is active.	
<i>PRE_SAMPS</i> [1:0]	2001[7:6]	0	0	R/W	Controls the duration of the pre-summer, in samples.	
					<i>PRE_SAMPS</i> [1:0]	Pre-Summer Value
					00	42
					01	50
					10	84
					11	100
00-42, 01-50, 10-84, 11-100.						
<i>RTC_SEC</i> [5:0] <i>RTC_MIN</i> [5:0] <i>RTC_HR</i> [4:0] <i>RTC_DAY</i> [2:0] <i>RTC_DATE</i> [4:0] <i>RTC_MO</i> [3:0] <i>RTC_YR</i> [7:0]	2015 2016 2017 2018 2019 201A 201B	-- -- -- -- -- -- --	-- -- -- -- -- -- --	R/W R/W R/W R/W R/W R/W R/W	The RTC interface. These are the ‘year’, ‘month’, ‘day’, ‘hour’, ‘minute’ and ‘second’ parameters of the RTC. The RTC is set by writing to these registers. Year 00 and all others divisible by 4 are defined as leap years. SEC 00 to 59 MIN 00 to 59 HR 00 to 23 (00=Midnight) DAY 01 to 07 (01=Sunday) DATE 01 to 31 MO 01 to 12 YR 00 to 99 Each write to one of these registers must be preceded by a write to 201F (WE).	
<i>RTC_DEC_SEC</i> <i>RTC_INC_SEC</i>	201C[1] 201C[0]	0 0	0 0	W	RTC time correction bits. Only one bit may be pulsed at a time. When pulsed, causes the RTC time value to be incremented (or decremented) by an additional second the next time the RTC_SEC register is clocked. The pulse width may be any value. If an additional correction is desired, the MPU must wait 2 seconds before pulsing one of the bits again. Each write to one of these bits must be preceded by a write to 201F (WE).	
<i>RTM_E</i>	2002[3]	0	0	R/W	Real Time Monitor enable bit. When ‘0’, the RTM output is low. This bit enables the RTM.	
<i>RTM0</i> [7:0] <i>RTM1</i> [7:0] <i>RTM2</i> [7:0] <i>RTM3</i> [7:0]	2060 2061 2062 2063	0 0 0 0	0 0 0 0	R/W	Four RTM probes. Before each CE code pass, the values of these registers are serially output on the TMUXOUT pin. The <i>RTM</i> registers are ignored when <i>RTM_E</i> =0.	
<i>SECURE</i>	SFRB2[6]	0	--	R/W	Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.	

Name	Location	Rst	Wk	Dir	Description				
<i>SLEEP</i>	20A9[6]	0	0	W	Takes the 6520 to sleep mode. Ignored if system power is present. The 6520 will wake when the autowake timer times out, when push button is pushed, or when system power returns.				
<i>SUM_CYCLES</i> [5:0]	2001[5:0]	0	0	R/W	The number of pre-summer outputs summed in the final summer.				
<i>TMUX</i> [4:0]	20AA [4:0]	2	--	R/W	Selects one of 32 signals for TMUXOUT. See Table 47.				
<i>VERSION</i> [7:0]	2006	--	--	R	The version index. This word may be read by firmware to determine the silicon version. <table><tr><td><i>VERSION</i>[7:0]</td><td>Silicon Version</td></tr><tr><td>0000 0110</td><td>A06</td></tr></table>	<i>VERSION</i> [7:0]	Silicon Version	0000 0110	A06
<i>VERSION</i> [7:0]	Silicon Version								
0000 0110	A06								
<i>VREF_CAL</i>	2004[7]	0	0	R/W	Brings VREF to the VREF pad. This feature is disabled when <i>VREF_DIS</i> =1.				
<i>VREF_DIS</i>	2004[3]	0	1	R/W	Disables the internal voltage reference.				
<i>WAKE_ARM</i>	20A9[7]	0	--	W	Writing a 1 to this bit arms the autowake timer and presets it with the values presently in <i>WAKE_PRD</i> and <i>WAKE_RES</i> . The autowake timer is reset and disarmed whenever the processor is in MISSION mode or BROWNOUT mode. The timer must be armed at least three RTC cycles before the SLEEP or LCD-ONLY mode is commanded.				
<i>WAKE_PRD</i>	20A9[2:0]	0 0 1	--	R/W	Sleep time. Time= <i>WAKE_PRD</i> [2:0]* <i>WAKE_RES</i> . Default=001. Maximum value is 7.				
<i>WAKE_RES</i>	20A9[3]	0	--	R/W	Resolution of WAKE timer: 1 – 1 minute, 0 – 2.5 seconds.				
<i>WD_RST</i>	SFRE8[7]	0	0	W	WD timer bit: Possible operations to this bit are: Read: Gets the status of the flag IE_PLLFALL Write 0: Clears the flag Write 1: Resets the WDT				
<i>WD_OVF</i>	2002[2]	0	0	R/W	The WD overflow status bit. This bit is set when the WD timer overflows. It is powered by the non-volatile supply and at bootup will indicate if the part is recovering from a WD overflow or a power fault. This bit should be cleared by the MPU on bootup. It is also automatically cleared when RESET is high.				
<i>WE</i>	201F7:0]	--	--	W	Write operations on the RTC registers must be preceded by a write operation to <i>WE</i> .				

4.3 CE Interface Description

4.3.1 CE Program

The CE program is supplied by TERIDIAN as a data image that can be merged with the MPU operational code for meter applications. Typically, the CE program covers most applications and does not need to be modified.

4.3.2 Formats

All CE words are 4 bytes. Unless specified otherwise, they are in 32-bit two's complement (-1 = 0xFFFFFFFF). 'Calibration' parameters are defined in flash memory (or external EEPROM) and must be copied to CE data memory by the MPU before enabling the CE. 'Internal' variables are used in internal CE calculations. 'Input' variables allow the MPU to control the behavior of the CE code. 'Output' variables are outputs of the CE calculations. The corresponding MPU address for the most significant byte is given by $0x1000 + 4 \times \text{CE_address}$ and $0x1003 + 4 \times \text{CE_address}$ for the least significant byte.

4.3.3 Constants

Constants used in the CE Data Memory tables are:

- $F_S = 32768 \text{ Hz}/13 = 2520.62 \text{ Hz}$.
- F_0 is the fundamental frequency.
- $IMAX$ is the external rms current corresponding to 250 mV pk at the inputs IA and IB.
- $VMAX$ is the external rms voltage corresponding to 250 mV pk at the VA and VB inputs.
- $NACC$, the accumulation count for energy measurements is $PRE_SAMPS * SUM_CYCLES$.
- Accumulation count time for energy measurements is $PRE_SAMPS * SUM_CYCLES / F_S$.

The system constants $IMAX$ and $VMAX$ are used by the MPU to convert internal quantities (as used by the CE) to external, i.e. metering quantities. Their values are determined by the off-chip scaling of the voltage and current sensors used in an actual meter. The LSB values used in this document relate digital quantities at the CE or MPU interface to external meter input quantities. For example, if a SAG threshold of 80V peak is desired at the meter input, the digital value that should be programmed into SAG_THR would be $80V/SAG_THR_{LSB}$, where SAG_THR_{LSB} is the LSB value in the description of SAG_THR .

The parameters EQU , CE_E , PRE_SAMPS , and SUM_CYCLES essential to the function of the CE are stored in I/O RAM (see I/O RAM section).

4.3.4 Environment

Before starting the CE using the CE_E bit, the MPU has to establish the proper environment for the CE by implementing the following steps:

- Load the CE data into CE DRAM.
- Establish the equation to be applied in EQU .
- Establish the accumulation period and number of samples in PRE_SAMPS and SUM_CYCLES .
- Establish the number of cycles per ADC mux frame.
- Set $PLS_INTERVAL[7:0]$ to 75.
- Set FIR_LEN to 1 and MUX_DIV to 1.

There must be thirteen 32768-Hz cycles per ADC mux frame (see System Timing Diagram, Figure 17). This means that the product of the number of cycles per frame and the number of conversions per frame must be 12 (allowing for one settling cycle). The required configuration is $FIR_LEN = 1$ (three cycles per conversion) and $MUX_DIV = 1$ (4 conversions per mux frame).

During operation, the MPU is in charge of controlling the multiplexer cycles, for example by inserting an alternate multiplexer sequence at regular intervals using MUX_ALT . This enables temperature measurement. The polarity of chopping circuitry must be altered for each sample. It must also alternate for each alternate multiplexer reading. This is accomplished by maintaining $CHOP_E = 00$.

4.3.5 CE Calculations

The CE performs the precision computations necessary to accurately measure energy. These computations include offset cancellation, products, product smoothing, product summation, frequency detection, VAR calculation, sag detection, peak detection, and voltage phase measurement. All data computed by the CE is dependent on the selected meter equation as given by *EQU* (in I/O RAM). For *EQU* = 5, which is standard for the 6523, the table below applies:

Element Input Mapping								
<i>W0SUM</i>	<i>W1SUM</i>	<i>W2SUM</i>	<i>I0SQSUM</i>	<i>I1SQSUM</i>	<i>I2SQSUM</i>	<i>V0SQSUM</i>	<i>V1SQSUM</i>	<i>V2SQSUM</i>
VA*IA	VB*IB	VC*IC	IA	IB	IC	VA	VB	VC

The equation implements $WSUM = VA*IA + VB*IB + VC*IC$.

4.3.6 CE STATUS

Since the CE_BUSY interrupt occurs at 2520.6 Hz, it is desirable to minimize the computation required in the interrupt handler of the MPU. The MPU can read the CE status word at every CE_BUSY interrupt.

CE Address	Name	Description
0x7B	<i>CESTATUS</i>	See description of CE status word below

The CE Status Word is used for generating early warnings to the MPU. It contains sag warnings for VA as well as F0, the derived clock operating at the fundamental input frequency. *CESTATUS* provides information about the status of voltage and input AC signal frequency, which are useful for generating early power fail warnings, e.g. to initiate necessary data storage. *CESTATUS* represents the status flags for the preceding CE code pass (CE busy interrupt). Sag alarms are not remembered from one code pass to the next. The CE Status word is refreshed at every CE_BUSY interrupt.

The significance of the bits in *CESTATUS* is shown in the table below:

<i>CESTATUS</i> [bit]	Name	Description
31-29	Not Used	These unused bits will always be zero.
28	<i>F0</i>	<i>F0</i> is a square wave at the exact fundamental input frequency.
27	<i>SAG_C</i>	Normally zero. Becomes one when VC remains below <i>SAG_THR</i> for <i>SAG_CNT</i> samples. Will not return to zero until VC rises above <i>SAG_THR</i> .
26	<i>SAG_B</i>	Normally zero. Becomes one when VB remains below <i>SAG_THR</i> for <i>SAG_CNT</i> samples. Will not return to zero until VB rises above <i>SAG_THR</i> .
25	<i>SAG_A</i>	Normally zero. Becomes one when VA remains below <i>SAG_THR</i> for <i>SAG_CNT</i> samples. Will not return to zero until VA rises above <i>SAG_THR</i> .
24-0	Not Used	These unused bits will always be zero.

The CE is initialized by the MPU using *CECONFIG* (*CESTATE*). This register contains in packed form *SAG_CNT*, *EXT_PULSE*, *PULSE_SLOW*, and *PULSE_FAST*.

CE Address	Name	Default	Description
0x1A	<i>CECONFIG</i>	0x5020	See description of <i>CECONFIG</i> below

The significance of the bits in *CECONFIG* is shown in the table below:

The CE pulse generator can be controlled by either the MPU (external) or CE (internal) variables. Control is by the MPU if *EXT_PULSE* = 1. In this case, the MPU controls the pulse rate by placing values into

APULSEW. By setting *EXT_PULSE* = 0, the CE controls the pulse rate based on *W0SUM_X* + *W1SUM_X* + *W2SUM_X*.

Note: The 6523 Demo Code creep function halts both internal and external pulse generation.

<i>CECONFIG</i> [bit]	Name	Default	Description															
[15:8]	<i>SAG_CNT</i>	252 (0xFC)	Number of consecutive voltage samples below <i>SAG_THR</i> before a sag alarm is declared. The maximum value is 255. <i>SAG_THR</i> is at address 0x1D.															
[7]	<i>FREQSEL1</i>	0	These bits select the phase that is used for the CE-internal PLL and frequency measurements.															
[6]	<i>FREQSEL0</i>	0	<table><tr><th><i>FREQSEL1</i></th><th><i>FREQSEL0</i></th><th>Selection</th></tr><tr><td>0</td><td>0</td><td>Phase A</td></tr><tr><td>0</td><td>1</td><td>Phase B</td></tr><tr><td>1</td><td>0</td><td>Phase C</td></tr><tr><td>1</td><td>1</td><td>Undefined</td></tr></table>	<i>FREQSEL1</i>	<i>FREQSEL0</i>	Selection	0	0	Phase A	0	1	Phase B	1	0	Phase C	1	1	Undefined
<i>FREQSEL1</i>	<i>FREQSEL0</i>	Selection																
0	0	Phase A																
0	1	Phase B																
1	0	Phase C																
1	1	Undefined																
[5]	<i>EXT_PULSE</i>	1	When zero, causes the pulse generators to respond to <i>WSUM_X</i> . Otherwise, the generators respond to values the MPU places in <i>APULSEW</i> .															
[4]	--	0	Unused															
[3]	--	0	Unused															
[2]	--	0	Unused															
[1]	<i>PULSE_FAST</i>	0	When <i>PULSE_SLOW</i> = 1, the pulse generator input is reduced by a factor of 64. When <i>PULSE_FAST</i> = 1, the pulse generator input is increased 16x. These two parameters control the pulse gain factor X (see table below). Allowed values are either 1 or 0. Default is 0 (X = 6).															
[0]	<i>PULSE_SLOW</i>	0	<table><tr><th>X</th><th><i>PULSE_SLOW</i></th><th><i>PULSE_FAST</i></th></tr><tr><td>1.5 * 2² = 6</td><td>0</td><td>0</td></tr><tr><td>1.5 * 2⁶ = 96</td><td>0</td><td>1</td></tr><tr><td>1.5 * 2⁻⁴ = 0.09375</td><td>1</td><td>0</td></tr><tr><td>Do not use</td><td>1</td><td>1</td></tr></table>	X	<i>PULSE_SLOW</i>	<i>PULSE_FAST</i>	1.5 * 2 ² = 6	0	0	1.5 * 2 ⁶ = 96	0	1	1.5 * 2 ⁻⁴ = 0.09375	1	0	Do not use	1	1
X	<i>PULSE_SLOW</i>	<i>PULSE_FAST</i>																
1.5 * 2 ² = 6	0	0																
1.5 * 2 ⁶ = 96	0	1																
1.5 * 2 ⁻⁴ = 0.09375	1	0																
Do not use	1	1																

4.3.7 CE TRANSFER VARIABLES

When the MPU receives the XFER_BUSY interrupt, it knows that fresh data is available in the transfer variables. The transfer variables can be categorized as:

- 1) Fundamental energy measurement variables
- 2) Instantaneous (RMS) values
- 3) Other measurement parameters
- 4) Pulse generation variables
- 5) Calibration parameters
- 6) Other CE parameters

4.3.7.1 Fundamental Energy Measurement Variables

The table below describes each transfer variable for fundamental energy measurement. All variables are signed 32 bit integers. Accumulated variables such as *WSUM* are internally scaled so they have at least 2x margin before overflow when the integration time is 1 second. Additionally, the hardware will not permit output values to 'fold back' upon overflow.

CE Address	Name	Description
0x6F	<i>W0SUM_X</i>	The sum of Watt samples from each wattmeter element. LSB = $6.6952 \cdot 10^{-13} V_{MAX} I_{MAX}$ Wh.
0x70	<i>W1SUM_X</i>	
0x71	<i>W2SUM_X</i>	

W_xSUM_X is the Wh value accumulated for element 'X' in the last accumulation interval and can be computed based on the specified LSB value.

For example with $V_{MAX} = 600V$ and $I_{MAX} = 208A$, LSB (for *W_xSUM_X*) is 0.08356 μWh.

4.3.7.2 Instantaneous Energy Measurement Variables

The Frequency measurement is computed using the Frequency locked loop for the selected phase.

I_xSQSUM_X and *V_xSQSUM* are the squared current and voltage samples acquired during the last accumulation interval. *INEUSQSUM_X* can be used for computing the neutral current.

CE Address	Name	Description
0x7A	<i>FREQ_X</i>	Fundamental frequency. $LSB = \frac{F_s}{2^{32}} \approx 0.587 \cdot 10^{-6} Hz$
0x73	<i>I0SQSUM_X</i>	The sum of squared current samples from each element. LSB = $6.6952 \cdot 10^{-13} I_{MAX}^2 / A^2h$
0x74	<i>I1SQSUM_X</i>	
0x75	<i>I2SQSUM_X</i>	
0x76	<i>V0SQSUM_X</i>	The sum of squared voltage samples from each element. LSB = $6.6952 \cdot 10^{-13} V_{MAX}^2 V^2h$
0x77	<i>V1SQSUM_X</i>	
0x78	<i>V2SQSUM_X</i>	
0x79	<i>INEUSQSUM_X</i>	The sum of squared current samples for the neutral current. LSB = $6.6952 \cdot 10^{-13} I_{MAX}^2 / A^2h$
0x7E	<i>WSUM_ACCUM</i>	This is a roll-over accumulator for WPULSE.

The RMS values can be computed by the MPU from the squared current and voltage samples as follows:

$$I_{x_{RMS}} = \sqrt{\frac{I_{xSQSUM} \cdot LSB \cdot 3600 \cdot F_s}{N_{ACC}}} \quad V_{x_{RMS}} = \sqrt{\frac{V_{xSQSUM} \cdot LSB \cdot 3600 \cdot F_s}{N_{ACC}}}$$

4.3.7.3 Other Measurement Parameters

MAINEDGE_X is useful for implementing a real-time clock based on the input AC signal. *MAINEDGE_X* is the number of half-cycles accounted for in the last accumulated interval for the AC signal.

TEMP_RAW may be used by the MPU to monitor chip temperature or to implement temperature compensation.

CE Address	Name	Default	Description
0x7D	<i>MAINEDGE_X</i>	N/A	The number of zero crossings of the voltage sampled on ADC1_IN in the previous accumulation interval. Zero crossings are either direction and are debounced.
0x7C	<i>TEMP_RAW_X</i>	N/A	Filtered, unscaled reading from the temperature sensor. LSB = -1.3951*10 ⁻⁶ °C.
0x1C	<i>GAIN_ADJ</i>	16384	Scales all voltage and current inputs. 16384 provides unity gain.
0x1D	<i>SAG_THR</i>	443000	The threshold for sag warnings. The default value is equivalent to 80V RMS if VMAX = 600V. The LSB value is VMAX * 4.255*10 ⁻⁷ V (peak).

GAIN_ADJ is a scaling factor for measurements based on the temperature. *GAIN_ADJ* is controlled by the MPU for temperature compensation.

4.3.7.4 Pulse Generation

CE Address	Name	Default	Description
0x1B	<i>WRATE</i>	122	$K_h = V_{MAX} \cdot I_{MAX} \cdot 47.1132 / (WRATE \cdot N_{ACC} \cdot X)$ Wh/pulse. The default value results in a K_h of 3.2 Wh/pulse when 2520 samples are taken in each accumulation interval (and VMAX=600, IMAX = 208, X = 6).
0x19	<i>APULSEW</i>	0	Watt pulse generator input (see <i>DIO_PW</i> bit). The output pulse rate is: $APULSEW \cdot F_s \cdot 2^{-32} \cdot WRATE \cdot X \cdot 2^{-14}$. This input is buffered and can be loaded during a computation interval. The change will take effect at the beginning of the next interval.

WRATE controls the number of pulses that are generated per measured Wh and VARh quantities. The lower *WRATE* is the slower the pulse rate for measured energy quantity. The metering constant K_h is derived from *WRATE* as the amount of energy measured for each pulse. That is, if $K_h = 1$ Wh/pulse, a power applied to the meter of 120V and 30A results in one pulse per second. If the load is 240 V at 150 A, ten pulses per second will be generated.

The maximum pulse rate is 7.5 kHz.

The maximum time jitter is 67 μ s and is independent of the number of pulses measured. Thus, if the pulse generator is monitored for 1 second, the peak jitter is 67ppm. After 10 seconds, the peak jitter is 6.7ppm.

The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum rate, it will simply output at its maximum rate without exhibiting any rollover characteristics. The actual pulse rate, using *WSUM* as an example, is:

$$RATE = \frac{WRATE \cdot WSUM \cdot F_s \cdot X}{2^{46}} Hz,$$

where F_s = sampling frequency (2520.6 Hz), X = Pulse speed factor set in the *CECONFIG* register.

4.3.7.5 CE Calibration Parameters

The table below lists the parameters that are typically entered to effect calibration of meter accuracy.

CE Address	Name	Default	Description
0x10	<i>CAL_IA</i>	16384	These constants control the gain of their respective channels. The nominal value for each parameters is $2^{14} = 16384$. The gain of each channel is directly proportional to its CAL parameter. Thus, if the gain of a channel is 1% slow, CAL should be scaled by $1/(1 - 0.01)$.
0x11	<i>CAL_VA</i>	16384	
0x12	<i>CAL_IB</i>	16384	
0x13	<i>CAL_VB</i>	16384	
0x14	<i>CAL_IC</i>	16384	
0x15	<i>CAL_VC</i>	16384	
0x16	<i>PHADJ_A</i>	0	These two constants control the CT phase compensation. No compensation occurs when <i>PHADJ_X</i> = 0. As <i>PHADJ_X</i> is increased, more compensation (lag) is introduced. Range: $\pm 2^{15} - 1$. If it is desired to delay the current by the angle Φ : $PHADJ_X = 2^{20} \frac{0.02229 \cdot \tan \Phi}{0.1487 - 0.0131 \cdot \tan \Phi} \text{ at 60 Hz}$ $PHADJ_X = 2^{20} \frac{0.0155 \cdot \tan \Phi}{0.1241 - 0.009695 \cdot \tan \Phi} \text{ at 50 Hz}$
0x17	<i>PHADJ_B</i>	0	
0x18	<i>PHADJ_C</i>	0	

4.3.7.6 Other CE Parameters

The table below shows CE parameters used for suppression of noise due to scaling and truncation effects.

CE Address	Name	Default	Description
0x1F	<i>QUANTA</i>	0	This parameter is added to the Watt calculation for element 0 to compensate for input noise and truncation. $LSB = (V_{MAX} \cdot I_{MAX}) \cdot 7.4162 \cdot 10^{-10} \text{ W}$
0x20	<i>QUANTB</i>	0	This parameter is added to the Watt calculation for element 1 to compensate for input noise and truncation. Same LSB as <i>QUANTA</i> .
0x21	<i>QUANTC</i>	0	This parameter is added to the Watt calculation for element 1 to compensate for input noise and truncation. Same LSB as <i>QUANTA</i> .
0x22	<i>QUANT_INEU</i>	-127	This parameter is added to compensate for input noise and truncation in the squaring calculations for $INEU^2$. $LSB = I_{MAX}^2 \cdot 7.4162 \cdot 10^{-10} \text{ A}^2$
0x1E	<i>QUANT_I</i>	-127	This parameter is added to compensate for input noise and truncation in the squaring calculations for I^2 and V^2 . <i>QUANT_I</i> affects only <i>I0SQSUM</i> and <i>I1SQSUM</i> . $LSB = V_{MAX}^2 \cdot 7.4162 \cdot 10^{-10} \text{ V}^2$ and $LSB = I_{MAX}^2 \cdot 7.4162 \cdot 10^{-10} \text{ A}^2$

5 ELECTRICAL SPECIFICATIONS

5.1 ABSOLUTE MAXIMUM RATINGS

Supplies and Ground Pins:	
V3P3SYS, V3P3A	-0.5 V to 4.6 V
VBAT	-0.5 V to 4.6 V
GNDD	-0.5 V to +0.5 V
Analog Output Pins:	
V3P3D	-10 mA to 10 mA, -0.5 V to 4.6 V
VREF	-10 mA to +10 mA, -0.5 V to V3P3A+0.5 V
V2P5	-10 mA to +10 mA, -0.5 V to 3.0 V
Analog Input Pins:	
ADC0_IN, ADC1_IN, ADC2_IN, INEU	-10 mA to +10 mA -0.5 V to V3P3A+0.5 V
XIN, XOUT	-10 mA to +10 mA -0.5 V to 3.0 V
All Other Pins:	
Configured as SEG or COM drivers	-1 mA to +1 mA, -0.5 V to V3P3D+0.5 V
Configured as Digital Inputs	-10 mA to +10 mA, -0.5 V to 6 V
Configured as Digital Outputs	-15 mA to +15 mA, -0.5 V to V3P3D+0.5 V
All other pins	-0.5 V to V3P3D+0.5 V
Operating junction temperature (peak, 100ms)	140 °C
Operating junction temperature (continuous)	125 °C
Storage temperature	-45 °C to +165 °C
Solder temperature – 10 second duration	250 °C
ESD stress on all pins	4 kV

Stresses beyond Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GNDA.

5.2 RECOMMENDED EXTERNAL COMPONENTS

NAME	FROM	TO	FUNCTION	VALUE	UNIT
C1	V3P3A	AGND	Bypass capacitor for 3.3V supply	$\geq 0.1 \pm 20\%$	μF
C2	V3P3D	DGND	Bypass capacitor for 3.3V output	$0.1 \pm 20\%$	μF
CSYS	V3P3SYS	DGND	Bypass capacitor for V3P3SYS	$\geq 1.0 \pm 30\%$	μF
C2P5	V2P5	DGND	Bypass capacitor for V2P5	$0.1 \pm 20\%$	μF
XTAL	XIN	XOUT	32.768 kHz crystal – electrically similar to ECS .327-12.5-17X or Vishay XT26T, load capacitance 12.5 pF	32.768	kHz
CXS [†]	XIN	AGND	Load capacitor for crystal (exact value depends on crystal specifications and parasitic capacitance of board).	$27 \pm 10\%$	pF
CXL	XOUT	AGND		$27 \pm 10\%$	pF

[†] Depending on trace capacitance, higher or lower values for CXS and CXL must be used. Capacitance from XIN to GNDD and XOUT to GNDD (combining pin, trace and crystal capacitance) should be 35 pF to 37 pF.

5.3 RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
3.3V Supply Voltage (V3P3SYS , V3P3A) V3P3A and V3P3SYS must be at the same voltage	Normal Operation	3.0	3.3	3.6	V
	Battery Backup	0		3.6	V
VBAT	No Battery	Externally Connect to V3P3SYS			
	Battery Backup BRN and LCD modes	3.0		3.8	V
	SLEEP mode	2.0		3.8	V
Operating Temperature		-40		+85	°C
Maximum input voltage on DIO/SEG pins configured as DIO input.	MISSION mode			V3P3SYS+0.3	V
	BROWNOUT			VBAT+0.3	V
	LCD mode			VBAT+0.3	V

5.4 PERFORMANCE SPECIFICATIONS

5.4.1 INPUT LOGIC LEVELS

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Digital high-level input voltage [†] , V_{IH}		2			V
Digital low-level input voltage [†] , V_{IL}				0.8	V
Input pull-up current, I_{IL} E_RXTX, E_RST, CKTEST Other digital inputs	$V_{IN}=0V$, ICE_E=1	10 10 -1		100 100 1	μA μA μA
Input pull down current, I_{IH} ICE_E PB Other digital inputs	$V_{IN}=V3P3D$	10 -1 -1		100 1 1	μA μA μA

[†]In battery powered modes, digital inputs should be below 0.3V or above 2.5V to minimize battery current.

5.4.2 OUTPUT LOGIC LEVELS

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Digital high-level output voltage V_{OH}	$I_{LOAD} = 1\text{ mA}$	V3P3D -0.4			V
	$I_{LOAD} = 15\text{ mA}$	V3P3D -0.6			V
Digital low-level output voltage V_{OL}	$I_{LOAD} = 1\text{ mA}$	0		0.4	V
	$I_{LOAD} = 15\text{ mA}$			0.8	V
OPT_TX V_{OH} (V3P3D-OPT_TX)	ISOURCE=1 mA			0.4	V
OPT_TX V_{OL}	ISINK=20 mA			0.7	V

5.4.3 POWER-FAULT COMPARATOR

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Offset Voltage V1-VBIAS		-20		+15	mV
Hysteresis Current V1	$V_{in} = VBIAS - 100\text{ mV}$	0.8		1.2	μA
Response Time V1	$\pm 100\text{ mV}$ overdrive	2	5	10	μs
WDT Disable Threshold (V1-V3P3A)		-400		-10	mV

5.4.4 BATTERY MONITOR

BME=1

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Load Resistor		27	45	63	k Ω
LSB Value - does not include the 9-bit left shift at CE input.	$FIR_LEN=0$ $FIR_LEN=1$	-6.0 -2.6	-5.4 -2.3	-4.9 -2.0	μV μV
Offset Error		-200	-72	+100	mV

5.4.5 SUPPLY CURRENT

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
V3P3A + V3P3SYS current	Normal Operation, V3P3A=V3P3SYS=3.3V MPU_DIV=3 (614 kHz)		6.1	7.7	mA
VBAT current	CKOUT_E=00, CE_EN=1, RTM_E=0, ECK_DIS=1, ADC_E=1, ICE_E=0	-300		+300	nA
V3P3A + V3P3SYS current vs. MPU clock frequency	Same conditions as above		0.5		mA/ MHz
V3P3A + V3P3SYS current, Write Flash	Normal Operation as above, except write Flash at maximum rate, CE_E=0, ADC_E=0		9.1	10	mA
VBAT current [†]	VBAT=3.6 V		48	120	μA
	BROWNOUT mode, <25°C		65	150	μA
	BROWNOUT mode, >25°C		5.7	8.5	μA
	LCD Mode, 25°C			15	μA
	LCD mode, over temperature		2.9	5.0	μA
	SLEEP Mode, 25°C			10	μA
	Sleep mode, over temperature				μA

[†]Current into V3P3A and V3P3SYS pins is not zero if voltage is applied at these pins in brownout, LCD or sleep modes.

5.4.6 V3P3D SWITCH

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
On resistance – V3P3SYS to V3P3D	$ I_{V3P3D} \leq 1 \text{ mA}$			10	Ω
On resistance – VBAT to V3P3D	$ I_{V3P3D} \leq 1 \text{ mA}$			40	Ω

5.4.7 2.5V VOLTAGE REGULATOR

Unless otherwise specified, load = 5 mA

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Voltage overhead V3P3-V2P5	Reduce V3P3 until V2P5 drops 200 mV			440	mV
PSSR $\Delta V2P5/\Delta V3P3$	RESET=0, iload=0	-3		+3	mV/V

5.4.8 LOW POWER VOLTAGE REGULATOR

Unless otherwise specified, V3P3SYS=V3P3A=0, PB=GND (BROWNOUT)

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
V2P5	ILOAD=0	2.0	2.5	2.7	V
V2P5 load regulation	ILOAD=0 mA to 1 mA			30	mV
VBAT voltage requirement	ILOAD=1 mA, Reduce VBAT until REG_LP_OK=0			3.0	V
PSRR $\Delta V2P5/\Delta VBAT$	ILOAD=0	-50		50	mV/V

5.4.9 CRYSTAL OSCILLATOR

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Maximum Output Power to Crystal	Crystal connected			1	μW
XIN to XOUT Capacitance				3	pF
Capacitance to DGND XIN XOUT				5 5	pF pF

5.4.10 VREF, VBIAS

Unless otherwise specified, $VREF_DIS=0$

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VREF output voltage, VREF(22)	Ta = 22°C	1.193	1.195	1.197	V
VREF chop step				50	mV
VREF output impedance	$VREF_CAL = 1$, $I_{LOAD} = 10\ \mu A, -10\ \mu A$			2.5	kΩ
VNOM definition ^A	$VNOM(T) = VREF(22) + (T - 22)TC1 + (T - 22)^2 TC2$				V
VREF temperature coefficients TC1 TC2			+7.0 -0.341		μV/°C μV/°C ²
VREF(T) deviation from VNOM(T) $\frac{VREF(T) - VNOM(T)}{VNOM} \cdot 10^6$	Ta = -40°C to +85°C	-40		+40	ppm/°C
VREF aging			±25		ppm/yr
VBIAS voltage	Ta = 25°C Ta = -40°C to 85°C	(-1%) (-4%)	1.6 1.6	(+1%) (+4%)	V V

^A This relationship describes the nominal behavior of VREF at different temperatures.

5.4.11 OPTICAL INTERFACE

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
OPT_TX VOH (V3P3D-OPT_TX)	ISOURCE=1 mA			0.4	V
OPT_TX VOL	ISINK=20 mA			0.7	V

5.4.12 TEMPERATURE SENSOR

LSB values do not include the 9-bit left shift at CE input.

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Nominal Sensitivity (S_n)	$T_A=25^{\circ}\text{C}$, $T_A=75^{\circ}\text{C}$		-2180		LSB/ $^{\circ}\text{C}$
Nominal (N_n) [†]	Nominal relationship: $N(T) = S_n \cdot (T - T_n) + N_n$		1.0		10^6 LSB
Temperature Error [†] $ERR = T - \left(\frac{N(T) - N_n}{S_n} + T_n \right)$	$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ $T_n = 25^{\circ}\text{C}$	-10		+10	$^{\circ}\text{C}$

[†] N_n is measured at T_n during meter calibration and is stored in MPU or CE for use in temperature calculations.

5.4.13 ADC CONVERTER, V3P3A REFERENCED

$FIR_LEN=0$, $VREF_DIS=0$, LSB values do not include the 9-bit left shift at CE input.

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Recommended Input Range (V_{in} -V3P3A)		-250		250	mV peak
Voltage to Current Crosstalk: $\frac{10^6 \cdot V_{crosstalk}}{V_{in}} \cos(\angle V_{in} - \angle V_{crosstalk})$	$V_{in} = 200$ mV peak, 65 Hz, on VA $V_{crosstalk} =$ largest measurement on IA or IB	-10		10	$\mu\text{V/V}$
THD (First 10 harmonics) 250 mV-pk 20 mV-pk	$V_{in}=65$ Hz, 64kpts FFT, Blackman-Harris window			-75 -90	dB dB
Input Impedance	$V_{in}=65$ Hz	40		90	k Ω
Temperature coefficient of Input Impedance	$V_{in}=65$ Hz		1.7		$\Omega/^{\circ}\text{C}$
LSB size	$FIR_LEN=0$ $FIR_LEN=1$		357 151		nV/LSB
Digital Full Scale	$FIR_LEN=0$ $FIR_LEN=1$		± 884736 ± 2097152		LSB
ADC Gain Error vs %Power Supply Variation $\frac{10^6 \Delta N_{out_{PK}} 357 \text{ nV} / V_{IN}}{100 \Delta V_{3P3A} / 3.3}$	$V_{in}=200$ mV pk, 65 Hz $V_{3P3A}=3.0$ V, 3.6 V			50	ppm/ %
Input Offset (V_{in} -V3P3A)		-10		10	mV

5.4.14 LCD DRIVERS

Applies to all COM and SEG pins.

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VLC2 Max Voltage	With respect to VLCD	-0.1		0+.1	V
VLC1 Voltage, 1/3 bias	With respect to 2*VLC2/3	-4		0	%
1/2 bias	With respect to VLC2/2	-3		+2	%
VLC0 Voltage, 1/3 bias	With respect to VLC2/3	-3		+2	%
1/2 bias	With respect to VLC2/2	-3		+2	%

VLCD is V3P3SYS in MISSION mode and VBAT in BROWNOUT and LCD modes.

5.5 TIMING SPECIFICATIONS

5.5.1 RAM AND FLASH MEMORY

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
CE DRAM wait states	CKMPU = 4.9 MHz	5			Cycle s
	CKMPU = 1.25 MHz	2			Cycle s
	CKMPU = 614 kHz	1			Cycle s
Flash Read Pulse Width	V3P3A=V3P3SYS=0 BROWNOUT MODE	30		100	ns
Flash write cycles	-40°C to +85°C	20,000			Cycle s
Flash data retention	25°C	100			Years
	85°C	10			Years
Flash byte write between erase operations				2	Cycle s

5.5.2 FLASH MEMORY TIMING

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Write Time per Byte				42	μs
Page Erase (512 bytes)				20	ms
Mass Erase				200	ms

5.5.3 EEPROM INTERFACE

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Write Clock frequency (I ² C)	CKMPU=4.9 MHz, Using interrupts		78		kHz
	CKMPU=4.9 MHz, "bit-banging" DIO4/5		150		kHz
Write Clock frequency (3-wire)	CKMPU=4.9 MHz		500		kHz

5.5.4 RESET and V1

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Reset pulse fall time				1	μs
Reset pulse width		5			μs
V1 Response Time	±100 mV overdrive	10	37	100	μs

5.5.5 RTC

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Range for date		2000	-	2255	year

5.6 FOOTNOTES

¹This spec is guaranteed, has been verified in production samples, but is not measured in production.

²This spec is guaranteed, has been verified in production samples, but is measured in production only at DC.

³This spec is measured in production at the limits of the specified operating temperature.

⁴This spec defines a nominal relationship rather than a measured parameter. Correct circuit operation is verified with other specs that use this nominal relationship as a reference.

5.7 TYPICAL PERFORMANCE DATA

Test Conditions:

1. All performance data taken with NLAS4053 triple 2:1 multiplexer configured as shown in Figure 29.
2. All performance data in Figures 41-46 taken using current transformers CR Magnetics, CR8459-2000-N.
3. Wh accuracy data in Figures 41-46 taken with calibration system WECO 2300.
4. Data in Figure 47 uses algorithm described in section 2.3 of the Demo Board User's Guide with PPMC = -505 and PPMC = 140.




Figure 42: Three-Element Wh Accuracy, 0.1 A to 200 A at 240 V/50 Hz and Room Temperature
Pulse Output = *WSUM*




Figure 43: Element A Wh Accuracy, 0.2 A to 200 A at 240 V/50 Hz and Room Temperature
Pulse output = *W0SUM*




Figure 44: Element B Wh Accuracy, 0.2 A to 200 A at 240 V/50 Hz and Room Temperature
Pulse Output = *WISUM*




Figure 45: Element C Wh Accuracy, 0.2 A to 200 A at 240 V/50 Hz and Room Temperature
Pulse Output = *W2SUM*

Relative Accuracy over Temperature




Figure 46: Typical Meter Accuracy over Temperature Relative to 25°C





Figure 47: Typical Compensated Meter Accuracy over Temperature Relative to 25°C

5.8 PACKAGE OUTLINE (QFN 68)




Dimensions (in mm):


Symbol	Min.	Nom.	Max.	Comment
e		0.4 BSC		Pin pitch (C-C)
Nd		17		Pins per row
Ne		17		Pins per column
A		0.85	0.90	Total height
A1	0.00	0.01	0.05	
A2		0.65	0.70	
A3		0.20 REF		
b	0.15	0.20	0.25	Pin width *)
D		8.00 BSC		Total width
D1		7.75 BSC		
D2		6.3		Exposed pad **)
E		8.00 BSC		Total length
E1		7.75 BSC		
E2		6.3		Exposed pad
b	0.15	0.20	0.25	Pad width
P	0.24	0.42	0.60	45° corner
θ			12°	Angle

*) Pin length is nominally 0.4mm (min. 0.3mm, max 0.4mm)


**) Exposed pad is internally connected to GNDD.



5.9 PINOUT (QFN 68)



5.10 Recommended PCB Land Pattern for the QFN-68 Package



Recommended PCB Land Pattern Dimensions

Symbol	Description	Typical Dimension
e	Lead pitch	0.4mm
x	Pad width	0.23mm
y	Pad length, see note 3	0.8mm
d	See note 1	6.3mm
A		6.63mm
G		7.2mm

Note 1: Do not place unmasked vias in region denoted by dimension “d”.

Note 2: Soldering of bottom internal pad is not required for proper operation.

Note 3: The ‘y’ dimension has been elongated to allow for hand soldering and reworking. Production assembly may allow this dimension to be reduced as long as the ‘G’ dimension is maintained.

5.11 PIN DESCRIPTIONS

5.11.1 Power/Ground Pins

Name	Type	Equiv. Circuit	Description
GNDA	P	---	Analog ground: This pin should be connected directly to the ground plane. One ground plane can be shared by digital and analog ground pins.
GNDD	P	---	Digital ground: This pin should be connected directly to the ground plane. One ground plane can be shared by digital and analog ground pins.
V3P3A	P	---	Analog power supply: A 3.3V power supply should be connected to this pin, must be the same voltage as V3P3SYS.
V3P3SYS	P	---	System 3.3V supply. This pin should be connected to a 3.3V power supply.
V3P3D	P	13	Auxiliary voltage output of the chip, controlled by the internal 3.3V selection switch. In mission mode, this pin is internally connected to V3P3SYS. In BROWNOUT mode, it is internally connected to VBAT. It floats in Sleep and LCD modes. The bypass capacitance to ground should not exceed 0.1 μ F.
VBAT	P	12	Battery backup power supply. A battery or super-capacitor is to be connected between VBAT and GNDD. If no battery is used, connect VBAT to V3P3SYS.
V2P5	O	10	Output of the internal 2.5V regulator. A 0.1 μ F capacitor to GNDA should be connected to this pin.

5.11.2 Analog Pins

Name	Type	Equiv. Circuit	Description
ADC0_IN, ADC1_IN, ADC2_IN	I	6	ADC Inputs: These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the outputs of an external multiplexer whose inputs for each channel are connected to line voltage and line current sense signals. Unused pins must be connected to V3P3A.
INEU	I	6	Neutral Current Sense Input: This pin is a voltage input to the internal A/D converter. Typically, it is connected to the outputs of a current transformer. If unused, this pin must be connected to V3P3A.
V1	I	7	Comparator Input: This pin is a voltage input to the internal comparator. The voltage applied to the pin is compared to an internal BIAS voltage (1.6 V). If the input voltage is above the reference, the comparator output will be high (1). If the comparator output is low, a voltage fault will occur. A 0.1 μ F capacitor to GNDA should be connected in parallel with R2 in the network shown in Figure 39.
VREF	O	9	Voltage Reference for the ADC. This pin is normally disabled by setting the <i>VREF_CAL</i> bit in the I/O RAM and can then be left unconnected. If enabled, a 0.1 μ F capacitor to GNDA should be connected..
XIN XOUT	I	8	Crystal Inputs: A 32.768-kHz crystal should be connected across these pins. Typically, a 27-pF capacitor is also connected from each pin to GNDA. It is important to minimize the capacitance between these pins. See the crystal manufacturer datasheet for details.



Pin types: P = Power, O = Output, I = Input, I/O = Input/Output
The circuit number denotes the equivalent circuit, as specified under "I/O Equivalent Circuits".

5.11.3 Digital Pins

Name	Type	Equiv. Circuit	Description
COM3, COM2, COM1, COM0	O	5	LCD Common Outputs: These 4 pins provide the select signals for the LCD display.
SEG0...SEG18	O	5	Dedicated LCD Segment Output.
SEG24/DIO4... SEG26/DIO6 SEG28/DIO8... SEG31/DIO11	I/O	3,4,5	Multi-use pins, configurable as either LCD SEG driver or DIO. DIO4 = SCK, DIO5 = SDA when configured as EEPROM interface, WPULSE = DIO6, when configured as pulse output. If unused, these pins must be configured as outputs.
SEG27/DIO7 (MC)	O	4	Multi-use pin configurable to MC = DIO7 to control external multiplexer output selection.
SEG34/DIO14 ... SEG37/DIO17	I/O	3,4,5	Multi-use pins, configurable as either LCD SEG driver or DIO. If unused, these pins must be configured as outputs.
SEG39/DIO19 ... SEG41/DIO21	I/O	3,4,5	Multi-use pins, configurable as either LCD SEG driver or DIO. If unused, these pins must be configured as outputs.
E_RTX/SEG38	I/O	1,4,5	Multi-use pins, configurable as either emulator port pins (when ICE_E pulled high) or LCD SEG drivers (when ICE_E tied to GND).
E_RST/SEG32	I/O	1,4,5	
E_TCLK/SEG33	O	4,5	
ICE_E	I	2	ICE enable. When zero, E_RST, E_TCLK, and E_RTX become SEG32, SEG33, and SEG38 respectively. For production units, this pin should be pulled to GND to disable the emulator port. This pin should be brought out to the programming interface in order to create a way for reprogramming parts that have the <i>SECURE</i> bit set.
CKTEST/SEG19	O	4,5	Multi-use pin, configurable as either Clock PLL output or LCD segment driver. Can be enabled and disabled by <i>CKOUT_EN</i> .
TMUXOUT	O	4	Digital output test multiplexer. Controlled by <i>TMUX[4:0]</i> .
OPT_RX/DIO1	I/O	3,4,7	Multi-use pin, configurable as either Optical Receive Input or general DIO. When configured as OPT_RX, this pin receives a signal from an external photo-detector used in an IR serial interface. If unused, this pin must be configured as an output or terminated to V3P3D or GNDD.
OPT_TX/DIO2	I/O	3,4	Multi-use pin, configurable as optical LED Transmit Output, WPULSE, RPULSE output, or general DIO. When configured as OPT_TX, this pin is capable of directly driving an LED for transmitting data in an IR serial interface. If unused, this pin must be configured as an output or terminated to V3P3D or GNDD.
DIO3	I/O	3,4	DIO pin
RESET	I	3	This input pin resets the chip into a known state. For normal operation, this pin is connected to GNDD. To reset the chip, this pin should be pulled high. No external reset circuitry is necessary.
RX	I	3	UART input. If unused, this pin must be terminated to V3P3D or GNDD.
TX	O	4	UART output.
TEST	I	7	Enables Production Test. Must be grounded in normal operation.

Name	Type	Equiv. Circuit	Description
PB	I	3	Push button input. A rising edge sets the <i>IE_PB</i> flag. It also causes the part to wake up if it is in SLEEP or LCD mode. PB does not have an internal pull-up or pull-down. If unused, this pin must be terminated to GNDD.
X4MHZ	I	3	This pin must be connected to GNDD.



Pin types: P = Power, O = Output, I = Input, I/O = Input/Output

The circuit number denotes the equivalent circuit, as specified under "I/O Equivalent Circuits".

5.11.4 I/O Pin Equivalent Circuits:




Figure 48: I/O Pin Equivalent Circuits

6 ORDERING INFORMATION

PART	PART DESCRIPTION (PACKAGE, ACCURACY)	FLASH MEMORY SIZE	ORDERING NUMBER	PACKAGE MARKING
71M6523	68-pin QFN, Lead Free, 0.5%	32 KB	71M6523-IM/F	71M6523-IM
71M6523	68-pin QFN, Lead Free, 0.5%, Tape & Reel	32 KB	71M6523-IMR/F	71M6523-IM

7 MODIFICATION HISTORY

Revision	Date	Change
1.0	6/8/2007	Initial release
1.1	6/03/2008	<p>Completely revised MPU description. Added chapter numbers.</p> <p>Added/changed in Electrical Specifications:</p> <ol style="list-style-type: none"> 1) Comment stating that current into V3P3A and V3P3SYS pins is not zero if voltage is applied at these pins in brownout, LCD or sleep modes. 2) Recommended capacitor value for crystal oscillator (27 pF). 3) Stated load capacitance for crystal (12.5 pF) and value for overall capacitance (35 to 37 pF). 4) Slope and offset values for temperature sensor. 5) Supply current values for BROWNOUT mode for <25C and >25C. <p>Changed equivalent circuit for RESET pin to type 3 and removed "30 μA pull-down" in Pin Description. Updated dimensions A and G in PCB land pattern for QFN-68 package. Added note stating that exposed pad is internally connected to GNDD, and that Pin length is nominally 0.4mm (min. 0.3mm, max 0.4mm). Updated description of calibration.</p> <p>Updated several diagrams for connection of external components in Applications section.</p> <p>In CE description: Added text stating "do not use" for combination <i>PULSE_FAST</i> = <i>PULSE_SLOW</i> = 1. Deleted unused variables <i>CRV_0</i>, <i>CRV_1</i>, <i>CRV_2</i>.</p> <p>Corrected kh corresponding to default setting of <i>WRATE</i>. Added description of the <i>FREQUSEL1/0</i> registers.</p> <p>Updated Teridian street address. Changed symbol on title page at "patented Single Converter Technology[®]" to registered trade mark symbol ®.</p> <p>Deleted references to <i>In_8</i> CE register.</p>
1.2	10/08/2008	<p>Corrected pin-out drawing. Corrected in description for <i>RTM_E</i> (changed "RTM pin" to "TMUXOUT pin". Consolidated spelling for <i>RTM_E</i>. Improved layout of I/O RAM table.</p>

Data Sheet: This Data Sheet is proprietary to TERIDIAN Semiconductor Corporation (TSC) and sets forth design goals for the described product. The data sheet is subject to change. TSC assumes no obligation regarding future manufacture, unless agreed to in writing. If and when manufactured and sold, this product is sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement and limitation of liability. TERIDIAN Semiconductor Corporation (TSC) reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that a data sheet is current before placing orders. TSC assumes no liability for applications assistance.

TERIDIAN Semiconductor Corp., 6440 Oak Canyon, Suite 100, Irvine, CA 92618

TEL (714) 508-8800, FAX (714) 508-8877, <http://www.teridian.com>

11/11/2008